Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity

main

Generated by kicad-footprint-generator · KiCad file format 20260206

Name	Last commit message	Last updated
docs	Publish 0.1.0 · Ray	2d ago
viewers	cd74hc93m96: viewers · Ray	2d ago
cd74hc93m96-etched.glb	cd74hc93m96: factory component page (tier=lcsc) · Ray	2d ago
cd74hc93m96-etched.step	cd74hc93m96: factory component page (tier=lcsc) · Ray	2d ago
cd74hc93m96-hero.glb	cd74hc93m96: hero GLB from the etched model (keeps the MPN mark) · Ray	1d ago
cd74hc93m96-hero.overlay.json	Publish 0.1.0 · Ray	2d ago
cd74hc93m96.glb	Publish 0.1.0 · Ray	2d ago
cd74hc93m96.kicad_mod	Publish 0.1.0 · Ray	2d ago
cd74hc93m96.kicad_sym	Publish 0.1.0 · Ray	2d ago
cd74hc93m96.lbr	Publish 0.1.0 · Ray	2d ago
cd74hc93m96.step	Publish 0.1.0 · Ray	2d ago
package.json	Publish 0.1.0 · Ray	2d ago
page.json	Set visibility: public · Ray	2d ago
README.md	Initial commit: component/cd74hc93m96 · Ray	2d ago

CD74HC93M96

Texas Instruments · Counters, Dividers · SOIC-14

CD74HC93M96 from Texas Instruments, in a SOIC-14. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin	Name	Type	Function
1	CP1	input	Clock input for the divide-by-eight section, which changes counter state on the HIGH-to-LOW transition (active-low edge).
2	MR1	input	Asynchronous master reset input, gated AND with MR2; when both MR1 and MR2 are high it overrides both clocks and clears all flip-flops.
3	MR2	input	Asynchronous master reset input, gated AND with MR1; when both MR1 and MR2 are high it overrides both clocks and clears all flip-flops.
4	NC	unconnected	No internal connection.
5	VCC	power_in	Supply voltage, 2 V to 6 V for HC types and 4.5 V to 5.5 V for HCT types, with a 0.1-µF bypass capacitor recommended close to the pin.
6	NC	unconnected	No internal connection.
7	NC	unconnected	No internal connection.
8	Q2	output	Divide-by-four output of the 4-bit ripple counter, the third flip-flop output.
9	Q1	output	Divide-by-two output of the divide-by-eight section (divide-by-four overall when Q0 is tied to CP1), the second flip-flop output.
10	GND	power_in	Ground.
11	Q3	output	Divide-by-sixteen output of the 4-bit ripple counter when Q0 is connected externally to CP1, the fourth flip-flop output.
12	Q0	output	Divide-by-two section output, which must be connected externally to CP1 for 4-bit ripple counting.
13	NC	unconnected	No internal connection.
14	CP0	input	Clock input for the divide-by-two section, which changes state on the HIGH-to-LOW clock transition (active-low edge).

Key specifications

Parameter	Value
Manufacturer	Texas Instruments
Package	SOIC-14
Category	Logic
Pins	14

CAD (KiCad official)

Symbol: CD74HC93M96
Footprint: Package_SO:SOIC-14_3.9x8.7mm_P1.27mm
3D model: SOIC-14 (KiCad packages3D, STEP)
3D model files: cd74hc93m96-etched.step / cd74hc93m96-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); cd74hc93m96.step / cd74hc93m96.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

Datasheet: Texas Instruments datasheet (22 pp, sha256 0f4b1e08c863a235, retrieved 2026-10-08, tier: lcsc)
Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text+vision), consensus claude-opus-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF