Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

CD74HC93M

Texas Instruments · Counters, Dividers · SOIC-14

CD74HC93M from Texas Instruments, in a SOIC-14. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 CP1 input Active-low clock input of the divide-by-eight section, with state changes on the HIGH-to-LOW transition; Q0 must be connected externally to it for a 4-bit counter.
2 MR1 input Asynchronous master reset input, gated AND with MR2; when both are high it overrides both clocks and resets all flip-flops (Q0 to Q3 low).
3 MR2 input Asynchronous master reset input, gated AND with MR1; when both are high it overrides both clocks and resets all flip-flops (Q0 to Q3 low).
4 NC unconnected No internal connection.
5 VCC power_in Positive supply voltage, 2 V to 6 V for HC types, with a 0.1-µF bypass capacitor recommended close to the pin.
6 NC unconnected No internal connection.
7 NC unconnected No internal connection.
8 Q2 output Divide-by-four output of the 4-bit ripple counter (third bit), driving up to 10 LSTTL loads for standard outputs.
9 Q1 output Divide-by-two output of the divide-by-eight section (second bit of the 4-bit ripple counter).
10 GND power_in Ground reference (0 V) for the supply.
11 Q3 output Divide-by-eight output of the divide-by-eight section (fourth bit of the 4-bit ripple counter, divide-by-16 overall).
12 Q0 output Output of the divide-by-two section (divide-by-2 from CP0); must be connected externally to CP1 for 4-bit counting.
13 NC unconnected No internal connection.
14 CP0 input Active-low clock input of the divide-by-two section, with state changes on the HIGH-to-LOW transition.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOIC-14
Category Logic
Pins 14

CAD (KiCad official)

  • Symbol: CD74HC93M
  • Footprint: Package_SO:SOIC-14_3.9x8.7mm_P1.27mm
  • 3D model: SOIC-14 (KiCad packages3D, STEP)
  • 3D model files: cd74hc93m-etched.step / cd74hc93m-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); cd74hc93m.step / cd74hc93m.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (22 pp, sha256 b629d8b2ee811178, retrieved 2026-11-05, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text+vision), consensus claude-opus-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF