component
CD74HC85NSR
Public Made by Adomby adom
Texas Instruments Digital Comparators, SO-16. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
main
CD74HC85NSR
Texas Instruments · Digital Comparators · SO-16
CD74HC85NSR from Texas Instruments, in a SO-16. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | B3 | input | Word B input bit 3, the most significant bit of the B word. |
| 2 | (A<B) IN | input | Cascading input for A<B from a previous stage; used for serial or parallel expansion. |
| 3 | (A=B) IN | input | Cascading input for A=B from a previous stage; used for serial or parallel expansion. |
| 4 | (A>B) IN | input | Cascading input for A>B from a previous stage; used for serial or parallel expansion. |
| 5 | (A>B) OUT | output | Comparison output that is high when A is greater than B. |
| 6 | (A=B) OUT | output | Comparison output that is high when A equals B. |
| 7 | (A<B) OUT | output | Comparison output that is high when A is less than B. |
| 8 | GND | power_in | Ground pin. |
| 9 | B0 | input | Word B input bit 0, the least significant bit of the B word. |
| 10 | A0 | input | Word A input bit 0, the least significant bit of the A word. |
| 11 | B1 | input | Word B input bit 1. |
| 12 | A1 | input | Word A input bit 1. |
| 13 | A2 | input | Word A input bit 2. |
| 14 | B2 | input | Word B input bit 2. |
| 15 | A3 | input | Word A input bit 3, the most significant bit of the A word. |
| 16 | VCC | power_in | Supply voltage, 2 V to 6 V for HC types, with a 0.1-µF bypass capacitor recommended close to the pin. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | SO-16 |
| Category | Logic |
| Pins | 16 |
CAD (KiCad official)
- Symbol:
CD74HC85NSR - Footprint:
Package_SO:SOIC-16_3.9x9.9mm_P1.27mm - 3D model: SO-16 (KiCad packages3D, STEP)
- 3D model files:
cd74hc85nsr-etched.step/cd74hc85nsr-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);cd74hc85nsr.step/cd74hc85nsr.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Texas Instruments datasheet (28 pp, sha256
8e5304e70f9a263b, retrieved 2026-10-11, tier: lcsc) - Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
- Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-sonnet-5-5(text+vision), consensusclaude-opus-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).
# CD74HC85NSR
**Texas Instruments** · Digital Comparators · SO-16
CD74HC85NSR from Texas Instruments, in a SO-16. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
## Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | B3 | input | Word B input bit 3, the most significant bit of the B word. |
| 2 | (A<B) IN | input | Cascading input for A<B from a previous stage; used for serial or parallel expansion. |
| 3 | (A=B) IN | input | Cascading input for A=B from a previous stage; used for serial or parallel expansion. |
| 4 | (A>B) IN | input | Cascading input for A>B from a previous stage; used for serial or parallel expansion. |
| 5 | (A>B) OUT | output | Comparison output that is high when A is greater than B. |
| 6 | (A=B) OUT | output | Comparison output that is high when A equals B. |
| 7 | (A<B) OUT | output | Comparison output that is high when A is less than B. |
| 8 | GND | power_in | Ground pin. |
| 9 | B0 | input | Word B input bit 0, the least significant bit of the B word. |
| 10 | A0 | input | Word A input bit 0, the least significant bit of the A word. |
| 11 | B1 | input | Word B input bit 1. |
| 12 | A1 | input | Word A input bit 1. |
| 13 | A2 | input | Word A input bit 2. |
| 14 | B2 | input | Word B input bit 2. |
| 15 | A3 | input | Word A input bit 3, the most significant bit of the A word. |
| 16 | VCC | power_in | Supply voltage, 2 V to 6 V for HC types, with a 0.1-µF bypass capacitor recommended close to the pin. |
## Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | SO-16 |
| Category | Logic |
| Pins | 16 |
## CAD (KiCad official)
- Symbol: `CD74HC85NSR`
- Footprint: `Package_SO:SOIC-16_3.9x9.9mm_P1.27mm`
- 3D model: SO-16 (KiCad packages3D, STEP)
- 3D model files: `cd74hc85nsr-etched.step` / `cd74hc85nsr-etched.glb` carry the MPN laser-etched on the die in a toggleable `Adom.LaserEtch` group (Fusion-ready); `cd74hc85nsr.step` / `cd74hc85nsr.glb` are the bare package body.
## Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- **Datasheet:** [Texas Instruments datasheet](https://www.ti.com/cn/lit/gpn/cd74hc85) (28 pp, sha256 `8e5304e70f9a263b`, retrieved 2026-10-11, tier: lcsc)
- **Datasheet language:** Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
- **Extractor:** parts-factory `2.0.0` / `extract_pins 0.3`, primary `claude-sonnet-5-5` (text+vision), consensus `claude-opus-5-5` (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
- **CAD:** KiCad official libraries (CC-BY-SA 4.0).
[Datasheet PDF](docs/cd74hc85nsr-datasheet.pdf)