Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

CD74HC74M96

Texas Instruments · Flip Flops · SOIC-14

CD74HC74M96 from Texas Instruments, in a SOIC-14. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 1CLR input Active-low asynchronous clear input for channel 1; valid input voltage 0 to VCC.
2 1D input Data input for channel 1; valid input voltage 0 to VCC.
3 1CLK input Positive-edge-triggered clock input for channel 1; valid input voltage 0 to VCC, maximum frequency 4 to 35 MHz depending on VCC.
4 1PRE input Active-low asynchronous preset input for channel 1; valid input voltage 0 to VCC.
5 1Q output Non-inverted output for channel 1; output voltage range 0 to VCC.
6 1Q output Inverted output for channel 1; output voltage range 0 to VCC.
7 GND power_in Ground reference; continuous current ±50 mA.
8 2Q output Inverted output for channel 2; output voltage range 0 to VCC.
9 2Q output Non-inverted output for channel 2; output voltage range 0 to VCC.
10 2PRE input Active-low asynchronous preset input for channel 2; valid input voltage 0 to VCC.
11 2CLK input Positive-edge-triggered clock input for channel 2; valid input voltage 0 to VCC, maximum frequency 4 to 35 MHz depending on VCC.
12 2D input Data input for channel 2; valid input voltage 0 to VCC.
13 2CLR input Active-low asynchronous clear input for channel 2; valid input voltage 0 to VCC.
14 VCC power_in Positive supply voltage; 2 V to 6 V operating range, continuous current ±50 mA.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOIC-14
Category Logic
Pins 14

CAD (KiCad official)

  • Symbol: CD74HC74M96
  • Footprint: Package_SO:SOIC-14_3.9x8.7mm_P1.27mm
  • 3D model: SOIC-14 (KiCad packages3D, STEP)
  • 3D model files: cd74hc74m96-etched.step / cd74hc74m96-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); cd74hc74m96.step / cd74hc74m96.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (29 pp, sha256 f9976f07eaadf7ba, retrieved 2026-09-26, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.2, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-4-6 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF