← Commit history

Initial commit: component/cd74hc564m96

Ray ·f081515b88 ·
2 files changed +287
README.mdadded+57
@@ -0,0 +1,57 @@+# CD74HC564M96++**Texas Instruments** · Flip Flops · SOIC-20-300mil++CD74HC564M96 from Texas Instruments, in a SOIC-20-300mil. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.++## Pinout++| Pin | Name | Type | Function |+|---|---|---|---|+| 1 | /OE | input | Active-low three-state output enable; when HIGH all /Q outputs enter high-impedance state regardless of clock or data inputs. |+| 2 | D0 | input | Data input 0; latched inverted to /Q0 on the positive-going edge of CP; setup time 12 ns min at VCC = 4.5 V. |+| 3 | D1 | input | Data input 1; latched inverted to /Q1 on the positive-going edge of CP; setup time 12 ns min at VCC = 4.5 V. |+| 4 | D2 | input | Data input 2; latched inverted to /Q2 on the positive-going edge of CP; setup time 12 ns min at VCC = 4.5 V. |+| 5 | D3 | input | Data input 3; latched inverted to /Q3 on the positive-going edge of CP; setup time 12 ns min at VCC = 4.5 V. |+| 6 | D4 | input | Data input 4; latched inverted to /Q4 on the positive-going edge of CP; setup time 12 ns min at VCC = 4.5 V. |+| 7 | D5 | input | Data input 5; latched inverted to /Q5 on the positive-going edge of CP; setup time 12 ns min at VCC = 4.5 V. |+| 8 | D6 | input | Data input 6; latched inverted to /Q6 on the positive-going edge of CP; setup time 12 ns min at VCC = 4.5 V. |+| 9 | D7 | input | Data input 7; latched inverted to /Q7 on the positive-going edge of CP; setup time 12 ns min at VCC = 4.5 V. |+| 10 | GND | power_in | Ground supply reference (0 V); continuous current ±50 mA max. |+| 11 | CP | input | Clock input; data is inverted and transferred to /Q outputs on the positive-going transition; fMAX = 30 MHz typ at VCC = 4.5 V, pulse width 16 ns min at VCC = 4.5 V. |+| 12 | /Q7 | tri_state | Inverted three-state output 7; VOH = 3.98 V min (IOH = −6 mA, VCC = 4.5 V), VOL = 0.26 V max (IOL = 6 mA, VCC = 4.5 V); high-impedance when /OE is HIGH. |+| 13 | /Q6 | tri_state | Inverted three-state output 6; VOH = 3.98 V min (IOH = −6 mA, VCC = 4.5 V), VOL = 0.26 V max (IOL = 6 mA, VCC = 4.5 V); high-impedance when /OE is HIGH. |+| 14 | /Q5 | tri_state | Inverted three-state output 5; VOH = 3.98 V min (IOH = −6 mA, VCC = 4.5 V), VOL = 0.26 V max (IOL = 6 mA, VCC = 4.5 V); high-impedance when /OE is HIGH. |+| 15 | /Q4 | tri_state | Inverted three-state output 4; VOH = 3.98 V min (IOH = −6 mA, VCC = 4.5 V), VOL = 0.26 V max (IOL = 6 mA, VCC = 4.5 V); high-impedance when /OE is HIGH. |+| 16 | /Q3 | tri_state | Inverted three-state output 3; VOH = 3.98 V min (IOH = −6 mA, VCC = 4.5 V), VOL = 0.26 V max (IOL = 6 mA, VCC = 4.5 V); high-impedance when /OE is HIGH. |+| 17 | /Q2 | tri_state | Inverted three-state output 2; VOH = 3.98 V min (IOH = −6 mA, VCC = 4.5 V), VOL = 0.26 V max (IOL = 6 mA, VCC = 4.5 V); high-impedance when /OE is HIGH. |+| 18 | /Q1 | tri_state | Inverted three-state output 1; VOH = 3.98 V min (IOH = −6 mA, VCC = 4.5 V), VOL = 0.26 V max (IOL = 6 mA, VCC = 4.5 V); high-impedance when /OE is HIGH. |+| 19 | /Q0 | tri_state | Inverted three-state output 0; VOH = 3.98 V min (IOH = −6 mA, VCC = 4.5 V), VOL = 0.26 V max (IOL = 6 mA, VCC = 4.5 V); high-impedance when /OE is HIGH. |+| 20 | VCC | power_in | Positive supply; 2 V to 6 V for HC type; 4.5 V to 5.5 V for HCT type; decouple with 0.1 µF ceramic capacitor as close to pin as possible. |++## Key specifications++| Parameter | Value |+|---|---|+| Manufacturer | Texas Instruments |+| Package | SOIC-20-300mil |+| Category | Logic |+| Pins | 20 |++## CAD (KiCad official)++- Symbol: `CD74HC564M96`+- Footprint: `Package_SO:SOIC-20W_7.5x12.8mm_P1.27mm`+- 3D model: SOIC-20-300mil (KiCad packages3D, STEP)+- 3D model files: `cd74hc564m96-etched.step` / `cd74hc564m96-etched.glb` carry the MPN laser-etched on the die in a toggleable `Adom.LaserEtch` group (Fusion-ready); `cd74hc564m96.step` / `cd74hc564m96.glb` are the bare package body.++## Provenance++Data extracted from the manufacturer datasheet, not a distributor listing:++- **Datasheet:** [Texas Instruments datasheet](https://www.ti.com/cn/lit/gpn/cd74hc564) (24 pp, sha256 `193165d7e9c18d0c`, retrieved 2026-09-27, tier: lcsc)+- **Datasheet language:** Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.+- **Extractor:** parts-factory `2.0.0` / `extract_pins 0.2`, primary `claude-sonnet-4-6` (text+vision), consensus `claude-opus-4-7` (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.+- **CAD:** KiCad official libraries (CC-BY-SA 4.0).++[Datasheet PDF](docs/cd74hc564m96-datasheet.pdf)
page.jsonadded+230
@@ -0,0 +1,230 @@+{+  "slug": "cd74hc564m96",+  "version": "0.1.0",+  "type": "component",+  "description": "Texas Instruments Flip Flops, SOIC-20-300mil. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.",+  "tags": [+    "component",+    "logic",+    "cd74hc564m96",+    "factory-2.0.0",+    "extractor-text"+  ],+  "dependencies": {},+  "hero": {+    "type": "image",+    "path": "docs/hero.png"+  },+  "files": [+    "page.json",+    "README.md",+    "cd74hc564m96.kicad_sym",+    "cd74hc564m96.kicad_mod",+    "cd74hc564m96.glb",+    "cd74hc564m96.step",+    "cd74hc564m96.lbr",+    "docs/hero.png",+    "docs/cd74hc564m96-datasheet.pdf",+    "viewers/symbol.html",+    "viewers/footprint.html"+  ],+  "component": {+    "mpn": "CD74HC564M96",+    "manufacturer": "Texas Instruments",+    "package": "SOIC-20-300mil",+    "pin_count": 20,+    "category": "Logic",+    "subcategory": "Flip Flops",+    "datasheet": "https://www.ti.com/cn/lit/gpn/cd74hc564",+    "parts": {+      "symbol": "cd74hc564m96.kicad_sym",+      "footprint": "cd74hc564m96.kicad_mod",+      "model_3d": "cd74hc564m96-etched.glb",+      "model_3d_plain": "cd74hc564m96.glb",+      "model_3d_step": "cd74hc564m96-etched.step",+      "model_3d_step_plain": "cd74hc564m96.step",+      "lbr": "cd74hc564m96.lbr"+    },+    "distributor_links": {+      "lcsc": "C2677752",+      "digikey": "296-31600-2-ND",+      "mouser": "595-CD74HC564M96"+    },+    "distributor_check": {+      "checked_at": "2026-09-27T14:59:44Z",+      "source": "Component Ocean /api/assign-pns",+      "digikey": {+        "pn": "296-31600-2-ND",+        "status": "found",+        "lifecycle": "Active"+      },+      "mouser": {+        "pn": "595-CD74HC564M96",+        "status": "found"+      }+    },+    "pins": [+      {+        "number": "1",+        "name": "/OE",+        "type": "input",+        "description": "Active-low three-state output enable; when HIGH all /Q outputs enter high-impedance state regardless of clock or data inputs."+      },+      {+        "number": "2",+        "name": "D0",+        "type": "input",+        "description": "Data input 0; latched inverted to /Q0 on the positive-going edge of CP; setup time 12 ns min at VCC = 4.5 V."+      },+      {+        "number": "3",+        "name": "D1",+        "type": "input",+        "description": "Data input 1; latched inverted to /Q1 on the positive-going edge of CP; setup time 12 ns min at VCC = 4.5 V."+      },+      {+        "number": "4",+        "name": "D2",+        "type": "input",+        "description": "Data input 2; latched inverted to /Q2 on the positive-going edge of CP; setup time 12 ns min at VCC = 4.5 V."+      },+      {+        "number": "5",+        "name": "D3",+        "type": "input",+        "description": "Data input 3; latched inverted to /Q3 on the positive-going edge of CP; setup time 12 ns min at VCC = 4.5 V."+      },+      {+        "number": "6",+        "name": "D4",+        "type": "input",+        "description": "Data input 4; latched inverted to /Q4 on the positive-going edge of CP; setup time 12 ns min at VCC = 4.5 V."+      },+      {+        "number": "7",+        "name": "D5",+        "type": "input",+        "description": "Data input 5; latched inverted to /Q5 on the positive-going edge of CP; setup time 12 ns min at VCC = 4.5 V."+      },+      {+        "number": "8",+        "name": "D6",+        "type": "input",+        "description": "Data input 6; latched inverted to /Q6 on the positive-going edge of CP; setup time 12 ns min at VCC = 4.5 V."+      },+      {+        "number": "9",+        "name": "D7",+        "type": "input",+        "description": "Data input 7; latched inverted to /Q7 on the positive-going edge of CP; setup time 12 ns min at VCC = 4.5 V."+      },+      {+        "number": "10",+        "name": "GND",+        "type": "power_in",+        "description": "Ground supply reference (0 V); continuous current ±50 mA max."+      },+      {+        "number": "11",+        "name": "CP",+        "type": "input",+        "description": "Clock input; data is inverted and transferred to /Q outputs on the positive-going transition; fMAX = 30 MHz typ at VCC = 4.5 V, pulse width 16 ns min at VCC = 4.5 V."+      },+      {+        "number": "12",+        "name": "/Q7",+        "type": "tri_state",+        "description": "Inverted three-state output 7; VOH = 3.98 V min (IOH = −6 mA, VCC = 4.5 V), VOL = 0.26 V max (IOL = 6 mA, VCC = 4.5 V); high-impedance when /OE is HIGH."+      },+      {+        "number": "13",+        "name": "/Q6",+        "type": "tri_state",+        "description": "Inverted three-state output 6; VOH = 3.98 V min (IOH = −6 mA, VCC = 4.5 V), VOL = 0.26 V max (IOL = 6 mA, VCC = 4.5 V); high-impedance when /OE is HIGH."+      },+      {+        "number": "14",+        "name": "/Q5",+        "type": "tri_state",+        "description": "Inverted three-state output 5; VOH = 3.98 V min (IOH = −6 mA, VCC = 4.5 V), VOL = 0.26 V max (IOL = 6 mA, VCC = 4.5 V); high-impedance when /OE is HIGH."+      },+      {+        "number": "15",+        "name": "/Q4",+        "type": "tri_state",+        "description": "Inverted three-state output 4; VOH = 3.98 V min (IOH = −6 mA, VCC = 4.5 V), VOL = 0.26 V max (IOL = 6 mA, VCC = 4.5 V); high-impedance when /OE is HIGH."+      },+      {+        "number": "16",+        "name": "/Q3",+        "type": "tri_state",+        "description": "Inverted three-state output 3; VOH = 3.98 V min (IOH = −6 mA, VCC = 4.5 V), VOL = 0.26 V max (IOL = 6 mA, VCC = 4.5 V); high-impedance when /OE is HIGH."+      },+      {+        "number": "17",+        "name": "/Q2",+        "type": "tri_state",+        "description": "Inverted three-state output 2; VOH = 3.98 V min (IOH = −6 mA, VCC = 4.5 V), VOL = 0.26 V max (IOL = 6 mA, VCC = 4.5 V); high-impedance when /OE is HIGH."+      },+      {+        "number": "18",+        "name": "/Q1",+        "type": "tri_state",+        "description": "Inverted three-state output 1; VOH = 3.98 V min (IOH = −6 mA, VCC = 4.5 V), VOL = 0.26 V max (IOL = 6 mA, VCC = 4.5 V); high-impedance when /OE is HIGH."+      },+      {+        "number": "19",+        "name": "/Q0",+        "type": "tri_state",+        "description": "Inverted three-state output 0; VOH = 3.98 V min (IOH = −6 mA, VCC = 4.5 V), VOL = 0.26 V max (IOL = 6 mA, VCC = 4.5 V); high-impedance when /OE is HIGH."+      },+      {+        "number": "20",+        "name": "VCC",+        "type": "power_in",+        "description": "Positive supply; 2 V to 6 V for HC type; 4.5 V to 5.5 V for HCT type; decouple with 0.1 µF ceramic capacitor as close to pin as possible."+      }+    ],+    "provenance": {+      "extractor": "extract_pins 0.2",+      "factory_chain": {+        "factory": "2.0.0",+        "extractor": "extract_pins 0.2",+        "primary_model": "claude-sonnet-4-6",+        "primary_mode": "text+vision",+        "consensus_model": "claude-opus-4-7",+        "consensus": "agreed",+        "guards": "pin_guards 0.1: passed",+        "guard_notes": [+          "vision extraction: provenance cannot be text-verified; needs consensus"+        ],+        "pages_sent": 24,+        "cost_usd": 0.7312,+        "at": "2026-09-27T14:59:25"+      },+      "datasheet": {+        "url": "https://www.ti.com/cn/lit/gpn/cd74hc564",+        "pages": 24,+        "sha256": "193165d7e9c18d0c",+        "source_tier": "lcsc"+      },+      "cad": "KiCad official (CC-BY-SA 4.0)",+      "pins": {+        "total": 20,+        "described": 20,+        "cites_pages": true,+        "refuses_to_fabricate": true+      }+    },+    "viewers": {+      "symbol": "viewers/symbol.html",+      "footprint": "viewers/footprint.html"+    }+  },+  "visibility": "public",+  "org": "adom",+  "author": {+    "name": "Ray",+    "email": "[email protected]"+  }+}\ No newline at end of file