main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs cd74hc4046am: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray
viewers cd74hc4046am: viewers · Ray
cd74hc4046am-etched.fit.json cd74hc4046am: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray
cd74hc4046am-etched.glb cd74hc4046am: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray
cd74hc4046am-etched.step cd74hc4046am: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray
cd74hc4046am.glb Publish 0.1.0 · Ray
cd74hc4046am.kicad_mod Publish 0.1.0 · Ray
cd74hc4046am.kicad_sym Publish 0.1.0 · Ray
cd74hc4046am.lbr Publish 0.1.0 · Ray
cd74hc4046am.step Publish 0.1.0 · Ray
package.json cd74hc4046am: component.models_3d pose record per STEP (Z-up, seated z=0, pad-centre origin, identity binding) · Ray
page.json cd74hc4046am: component.models_3d pose record per STEP (Z-up, seated z=0, pad-centre origin, identity binding) · Ray
README.md Initial commit: component/cd74hc4046am · Ray

CD74HC4046AM

Texas Instruments · Clock Generators, PLLs, Frequency Synthesizers · SOIC-16

CD74HC4046AM from Texas Instruments, in a SOIC-16. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 PCPOUT output Phase Comparator Pulse Output; indicates locked condition when HIGH.
2 PC1OUT output Phase Comparator 1 Output from Exclusive-OR logic.
3 COMPIN input Comparator Input common to all three phase comparators.
4 VCOOUT output VCO Output with 50% duty factor.
5 INH input Inhibit Input; LOW enables VCO and demodulator, HIGH disables for low standby power.
6 C1A passive Capacitor C1 Connection A; connect external frequency-setting capacitor between C1A and C1B.
7 C1B passive Capacitor C1 Connection B; connect external frequency-setting capacitor between C1A and C1B.
8 GND power_in Ground (0V reference).
9 VCOIN input VCO Input control voltage; valid operating range 1.1V to VCC-0.9V.
10 DEMOUT output Demodulator Output; high impedance if unused, load with resistor RS greater than 300kΩ if used.
11 R1 passive Resistor R1 Connection; external resistor 3kΩ to 300kΩ from R1 to GND sets VCO frequency range.
12 R2 passive Resistor R2 Connection; external resistor 3kΩ to 300kΩ from R2 to GND provides frequency offset.
13 PC2OUT tri_state Phase Comparator 2 Output from edge-triggered phase and frequency detector; three-state output.
14 SIGIN input Signal Input common to all three phase comparators; DC or AC coupled operation.
15 PC3OUT output Phase Comparator 3 Output from positive edge-triggered RS flip-flop.
16 VCC power_in Positive Supply Voltage; HC types operate from 2V to 6V.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOIC-16
Category Clock/Timing
Pins 16

CAD (KiCad official)

  • Symbol: CD74HC4046AM
  • Footprint: Package_SO:SOIC-16_3.9x9.9mm_P1.27mm
  • 3D model: SOIC-16 (KiCad packages3D, STEP)
  • 3D model files: cd74hc4046am-etched.step / cd74hc4046am-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); cd74hc4046am.step / cd74hc4046am.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (36 pp, sha256 047ac408a2e3bcfc, retrieved 2026-09-22, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.2, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-4-6 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF