CD74HC40103QM96EP

{
  "slug": "cd74hc40103qm96ep",
  "version": "0.1.0",
  "type": "component",
  "description": "Texas Instruments Counters, Dividers, SOIC-16. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.",
  "tags": [
    "component",
    "logic",
    "cd74hc40103qm96ep",
    "factory-2.0.0",
    "extractor-text"
  ],
  "dependencies": {},
  "hero": {
    "type": "image",
    "path": "docs/hero.png"
  },
  "files": [
    "page.json",
    "README.md",
    "cd74hc40103qm96ep.kicad_sym",
    "cd74hc40103qm96ep.kicad_mod",
    "cd74hc40103qm96ep.glb",
    "cd74hc40103qm96ep.step",
    "cd74hc40103qm96ep.lbr",
    "docs/hero.png",
    "docs/cd74hc40103qm96ep-datasheet.pdf",
    "viewers/symbol.html",
    "viewers/footprint.html",
    "cd74hc40103qm96ep-hero.glb",
    "cd74hc40103qm96ep-hero.overlay.json"
  ],
  "component": {
    "mpn": "CD74HC40103QM96EP",
    "manufacturer": "Texas Instruments",
    "package": "SOIC-16",
    "pin_count": 16,
    "category": "Logic",
    "subcategory": "Counters, Dividers",
    "datasheet": "https://www.ti.com/cn/lit/gpn/cd74hc40103-ep",
    "parts": {
      "symbol": "cd74hc40103qm96ep.kicad_sym",
      "footprint": "cd74hc40103qm96ep.kicad_mod",
      "model_3d": "cd74hc40103qm96ep-hero.glb",
      "model_3d_plain": "cd74hc40103qm96ep.glb",
      "model_3d_step": "cd74hc40103qm96ep-etched.step",
      "model_3d_step_plain": "cd74hc40103qm96ep.step",
      "lbr": "cd74hc40103qm96ep.lbr"
    },
    "distributor_links": {
      "lcsc": "C2878020",
      "digikey": "296-22101-2-ND",
      "mouser": "595-C74HC40103QM96EP"
    },
    "distributor_check": {
      "checked_at": "2026-10-11T13:07:17Z",
      "source": "Component Ocean /api/assign-pns",
      "digikey": {
        "pn": "296-22101-2-ND",
        "status": "found",
        "lifecycle": "Active"
      },
      "mouser": {
        "pn": "595-C74HC40103QM96EP",
        "status": "found"
      }
    },
    "pins": [
      {
        "number": "1",
        "name": "CP",
        "type": "input",
        "description": "Clock input; the counter decrements by one on each positive transition, with synchronous operations changing on negative-to-positive clock transitions."
      },
      {
        "number": "2",
        "name": "MR",
        "type": "input",
        "description": "Active-low master reset that asynchronously clears the counter to its maximum count of 255 regardless of the state of any other input."
      },
      {
        "number": "3",
        "name": "TE",
        "type": "input",
        "description": "Active-low terminal enable; counting is inhibited when TE is high, and TC goes low at zero count only when TE is low, which is used for cascading."
      },
      {
        "number": "4",
        "name": "P0",
        "type": "input",
        "description": "Parallel preset data input for the LSB of the 8-bit preset word, loaded on PE (synchronous) or PL (asynchronous) preset."
      },
      {
        "number": "5",
        "name": "P1",
        "type": "input",
        "description": "Parallel preset data input (bit 1) of the 8-bit preset word, loaded on PE (synchronous) or PL (asynchronous) preset."
      },
      {
        "number": "6",
        "name": "P2",
        "type": "input",
        "description": "Parallel preset data input (bit 2) of the 8-bit preset word, loaded on PE (synchronous) or PL (asynchronous) preset."
      },
      {
        "number": "7",
        "name": "P3",
        "type": "input",
        "description": "Parallel preset data input (bit 3) of the 8-bit preset word, loaded on PE (synchronous) or PL (asynchronous) preset."
      },
      {
        "number": "8",
        "name": "GND",
        "type": "power_in",
        "description": "Device ground; all voltages are referenced to GND."
      },
      {
        "number": "9",
        "name": "PL (ASYNC)",
        "type": "input",
        "description": "Active-low asynchronous preset enable that forces data at P0-P7 into the counter regardless of the state of PE, TE, or CP."
      },
      {
        "number": "10",
        "name": "P4",
        "type": "input",
        "description": "Parallel preset data input (bit 4) of the 8-bit preset word, loaded on PE (synchronous) or PL (asynchronous) preset."
      },
      {
        "number": "11",
        "name": "P5",
        "type": "input",
        "description": "Parallel preset data input (bit 5) of the 8-bit preset word, loaded on PE (synchronous) or PL (asynchronous) preset."
      },
      {
        "number": "12",
        "name": "P6",
        "type": "input",
        "description": "Parallel preset data input (bit 6) of the 8-bit preset word, loaded on PE (synchronous) or PL (asynchronous) preset."
      },
      {
        "number": "13",
        "name": "P7",
        "type": "input",
        "description": "Parallel preset data input for the MSB of the 8-bit preset word, loaded on PE (synchronous) or PL (asynchronous) preset."
      },
      {
        "number": "14",
        "name": "TC",
        "type": "output",
        "description": "Active-low terminal count output that goes low when the count reaches zero (with TE low) and remains low for one full clock period."
      },
      {
        "number": "15",
        "name": "PE (SYNC)",
        "type": "input",
        "description": "Active-low synchronous preset enable; when low, P0-P7 data are clocked into the counter on the next positive clock transition regardless of TE."
      },
      {
        "number": "16",
        "name": "VCC",
        "type": "power_in",
        "description": "Supply voltage, specified from 2 V to 6 V (recommended operating range)."
      }
    ],
    "provenance": {
      "extractor": "extract_pins 0.3",
      "factory_chain": {
        "factory": "2.0.0",
        "extractor": "extract_pins 0.3",
        "primary_model": "claude-haiku-5-5",
        "primary_mode": "text",
        "consensus_model": "claude-sonnet-5-5",
        "consensus": "agreed",
        "guards": "pin_guards 0.1: passed",
        "guard_notes": [
          "extractor flagged: The logic diagram text on page 2 is garbled in extraction, so pin numbers were taken only from the p; The datasheet lists the package as SOIC-M in the ordering table and as SOIC (D), 16 pins, in the pac; Pin descriptions for P0–P7 and PE/PL/TE/MR are summarized from the function table and description te"
        ],
        "pages_sent": 14,
        "cost_usd": 0.0564,
        "at": "2026-10-11T13:06:59"
      },
      "datasheet": {
        "url": "https://www.ti.com/cn/lit/gpn/cd74hc40103-ep",
        "pages": 14,
        "sha256": "c47ef32a7e9ae0b2",
        "source_tier": "lcsc"
      },
      "cad": "KiCad official (CC-BY-SA 4.0)",
      "pins": {
        "total": 16,
        "described": 16,
        "cites_pages": true,
        "refuses_to_fabricate": true
      }
    },
    "viewers": {
      "symbol": "viewers/symbol.html",
      "footprint": "viewers/footprint.html"
    },
    "models_3d": [
      {
        "file": "cd74hc40103qm96ep.step",
        "role": "plain",
        "up": "Z",
        "units": "mm",
        "origin": "footprint origin = pad-pattern centre",
        "seat": "z = 0",
        "extents_mm": [
          6.0,
          9.9,
          1.75
        ],
        "zmin_mm": -0.0,
        "centre_offset_mm": 0.0,
        "footprint_binding": "identity",
        "sha256": "d5eeddb4c0b304dc61950919b126fc61d7586abd5f16ab71a2a79759ec6498bf",
        "checked": "2026-10-11",
        "checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
      },
      {
        "file": "cd74hc40103qm96ep-etched.step",
        "role": "eda",
        "up": "Z",
        "units": "mm",
        "origin": "footprint origin = pad-pattern centre",
        "seat": "z = 0",
        "extents_mm": [
          6.0,
          9.9,
          1.75
        ],
        "zmin_mm": -0.0,
        "centre_offset_mm": 0.0,
        "footprint_binding": "identity",
        "sha256": "f1a1d284538eeb4cda70341f701ba2d7425abb7ef628b71dbb50aa299ec0b2d1",
        "checked": "2026-10-11",
        "checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
      }
    ]
  }
}