main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 2h ago
viewers cd74hc393m96: viewers · Ray 2h ago
cd74hc393m96-etched.glb Publish 0.1.0 · Ray 2h ago
cd74hc393m96-etched.step cd74hc393m96: factory component page (tier=mfr) · Ray 2h ago
cd74hc393m96-hero.glb cd74hc393m96: hero GLB from the etched model (keeps the MPN mark) · Ray 2h ago
cd74hc393m96-hero.overlay.json Publish 0.1.0 · Ray 2h ago
cd74hc393m96.glb Publish 0.1.0 · Ray 2h ago
cd74hc393m96.kicad_mod Publish 0.1.0 · Ray 2h ago
cd74hc393m96.kicad_sym Publish 0.1.0 · Ray 2h ago
cd74hc393m96.lbr Publish 0.1.0 · Ray 2h ago
cd74hc393m96.step Publish 0.1.0 · Ray 2h ago
package.json Publish 0.1.0 · Ray 2h ago
page.json Set visibility: public · Ray 2h ago
README.md Publish 0.1.0 · Ray 2h ago

CD74HC393M96

Texas Instruments · Counters, Dividers · SOIC-14

CD74HC393M96 from Texas Instruments, in a SOIC-14. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 1CP input Clock input of counter 1, advancing the count on the negative (high-to-low) transition.
2 1MR input Master reset input of counter 1; a high level resets all of its stages to zero.
3 1Q0 output Buffered counter 1 stage 0 (first-stage) output.
4 1Q1 output Buffered counter 1 stage 1 output.
5 1Q2 output Buffered counter 1 stage 2 output.
6 1Q3 output Buffered counter 1 stage 3 (last-stage) output.
7 GND power_in Ground pin.
8 2Q3 output Buffered counter 2 stage 3 (last-stage) output.
9 2Q2 output Buffered counter 2 stage 2 output.
10 2Q1 output Buffered counter 2 stage 1 output.
11 2Q0 output Buffered counter 2 stage 0 (first-stage) output.
12 2MR input Master reset input of counter 2; a high level resets all of its stages to zero.
13 2CP input Clock input of counter 2, advancing the count on the negative (high-to-low) transition.
14 VCC power_in Positive supply voltage, 2 V to 6 V for HC types, with a 0.1-µF bypass capacitor recommended close to the pin.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOIC-14
Category Logic
Pins 14

CAD (KiCad official)

  • Symbol: CD74HC393M96
  • Footprint: Package_SO:SOIC-14_3.9x8.7mm_P1.27mm
  • 3D model: SOIC-14 (KiCad packages3D, STEP)
  • 3D model files: cd74hc393m96-etched.step / cd74hc393m96-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); cd74hc393m96.step / cd74hc393m96.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (25 pp, sha256 a9f0a89ab2470892, retrieved 2026-11-06, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text+vision), consensus claude-opus-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF