component
CD74HC393E
Public Made by Adomby adom
Texas Instruments Counters / Dividers, PDIP-14. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
README
markdownCD74HC393E
Texas Instruments · Counters / Dividers · PDIP-14
CD74HC393E from Texas Instruments, in a PDIP-14. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | 1CP | input | Counter 1 clock input (active-low, negative-edge triggered), advancing the count on each high-to-low transition. |
| 2 | 1MR | input | Counter 1 master reset input, where a high level resets all counter 1 stages to their zero state. |
| 3 | 1Q0 | output | Counter 1 buffered output of the first (least significant) stage Q0. |
| 4 | 1Q1 | output | Counter 1 buffered output of the second stage Q1. |
| 5 | 1Q2 | output | Counter 1 buffered output of the third stage Q2. |
| 6 | 1Q3 | output | Counter 1 buffered output of the fourth (most significant) stage Q3. |
| 7 | GND | power_in | Ground pin for the device. |
| 8 | 2Q3 | output | Counter 2 buffered output of the fourth (most significant) stage Q3. |
| 9 | 2Q2 | output | Counter 2 buffered output of the third stage Q2. |
| 10 | 2Q1 | output | Counter 2 buffered output of the second stage Q1. |
| 11 | 2Q0 | output | Counter 2 buffered output of the first (least significant) stage Q0. |
| 12 | 2MR | input | Counter 2 master reset input, where a high level resets all counter 2 stages to their zero state. |
| 13 | 2CP | input | Counter 2 clock input (active-low, negative-edge triggered), advancing the count on each high-to-low transition. |
| 14 | VCC | power_in | Positive supply pin, 2 V to 6 V for HC types and 4.5 V to 5.5 V for HCT types, with a 0.1-µF bypass capacitor recommended. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | PDIP-14 |
| Category | Logic ICs |
| Pins | 14 |
CAD (KiCad official)
- Symbol:
CD74HC393E - Footprint:
Package_DIP:DIP-14_W7.62mm - 3D model: PDIP-14 (KiCad packages3D, STEP)
- 3D model files:
cd74hc393e-etched.step/cd74hc393e-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);cd74hc393e.step/cd74hc393e.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Texas Instruments datasheet (25 pp, sha256
a9f0a89ab2470892, retrieved 2026-11-02, tier: manufacturer) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-sonnet-5-5(text+vision), consensusclaude-opus-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).