component

CD74HC390M

Public Made by Adom

by adom

lingxingic Counters, Dividers, SOP-16. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentlogiccd74hc390mfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 5d ago
viewers cd74hc390m: viewers · Ray 5d ago
cd74hc390m-etched.glb Publish 0.1.0 · Ray 5d ago
cd74hc390m-etched.step cd74hc390m: factory component page (tier=lcsc) · Ray 5d ago
cd74hc390m-hero.glb cd74hc390m: hero GLB from the etched model (keeps the MPN mark) · Ray 5d ago
cd74hc390m-hero.overlay.json Publish 0.1.0 · Ray 5d ago
cd74hc390m.glb Publish 0.1.0 · Ray 5d ago
cd74hc390m.kicad_mod Publish 0.1.0 · Ray 5d ago
cd74hc390m.kicad_sym Publish 0.1.0 · Ray 5d ago
cd74hc390m.lbr Publish 0.1.0 · Ray 5d ago
cd74hc390m.step Publish 0.1.0 · Ray 5d ago
package.json Publish 0.1.0 · Ray 5d ago
page.json Set visibility: public · Ray 5d ago
README.md Publish 0.1.0 · Ray 5d ago

CD74HC390M

lingxingic · Counters, Dividers · SOP-16

CD74HC390M from lingxingic, in a SOP-16. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 0CP1 input Clock input of the divide-by-2 section, triggered on the HIGH-to-LOW edge transition.
2 1MR input Asynchronous master reset input, active HIGH; a HIGH overrides the clocks and sets the outputs LOW.
3 1Q0 output Flip-flop output Q0 of counter section 1; in BCD decade operation it is connected to the divide-by-5 clock input.
4 1CP1 input Clock input of the divide-by-5 section, triggered on the HIGH-to-LOW edge transition.
5 1Q1 output Flip-flop output Q1 of counter section 1.
6 1Q2 output Flip-flop output Q2 of counter section 1.
7 1Q3 output Flip-flop output Q3 of counter section 1.
8 GND power_in Ground reference (0 V) for all voltages.
9 2Q3 output Flip-flop output Q3 of counter section 2.
10 2Q2 output Flip-flop output Q2 of counter section 2.
11 2Q1 output Flip-flop output Q1 of counter section 2.
12 1CP2 input Clock input of the divide-by-5 section of counter 2 as labelled in the datasheet table, triggered on the HIGH-to-LOW edge transition.
13 2Q0 output Flip-flop output Q0 of counter section 2; in BCD decade operation it is connected to the divide-by-5 clock input.
14 2MR input Asynchronous master reset input, active HIGH; a HIGH overrides the clocks and sets the outputs LOW.
15 0CP2 input Clock input of the divide-by-2 section, triggered on the HIGH-to-LOW edge transition.
16 VCC power_in Supply voltage; the recommended operating range is 2.0 V to 6.0 V and the absolute maximum is 7.0 V referenced to GND.

Key specifications

Parameter Value
Manufacturer lingxingic
Package SOP-16
Category Logic
Pins 16

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
supply voltage VCC -0.5 7 V 8
input clamping current IIK -20 20 mA VI<-0.5V or VI>VCC+0.5V 8
output clamping current IOK -20 20 mA VI<-0.5V or VO>VCC+0.5V 8
output current IO -25 25 mA 0.5V<VO<VCC+0.5V 8
supply current ICC 50 mA 8
ground current IGND -50 mA 8
storage temperature Tstg -65 150 ℃ 8
soldering temperature TL 260 ℃ 10s; SOP/TSSOP 8
supply voltage VCC 2 5 6 V 9
input voltage VI 0 V 9
output voltage VO 0 V 9
ambient temperature Tamb -40 125 ℃ 9
HIGH-level input voltage VIH 1.5 V Tamb=-40℃ to +125℃; VCC=2.0V 11
HIGH-level input voltage VIH 3.15 V Tamb=-40℃ to +125℃; VCC=4.5V 11
HIGH-level input voltage VIH 4.2 V Tamb=-40℃ to +125℃; VCC=6.0V 11
LOW-level input voltage VIL 0.5 V Tamb=-40℃ to +125℃; VCC=2.0V 11
LOW-level input voltage VIL 1.35 V Tamb=-40℃ to +125℃; VCC=4.5V 11
LOW-level input voltage VIL 1.8 V Tamb=-40℃ to +125℃; VCC=6.0V 11
HIGH-level output voltage VOH 1.9 V Tamb=-40℃ to +125℃; VI=VIH or VIL; IO=-20uA; VCC=2.0V 11
HIGH-level output voltage VOH 4.4 V Tamb=-40℃ to +125℃; VI=VIH or VIL; IO=-20uA; VCC=4.5V 11
HIGH-level output voltage VOH 5.9 V Tamb=-40℃ to +125℃; VI=VIH or VIL; IO=-20uA; VCC=6.0V 11
HIGH-level output voltage VOH 3.7 V Tamb=-40℃ to +125℃; VI=VIH or VIL; IO=-4.0mA; VCC=4.5V 11
HIGH-level output voltage VOH 5.2 V Tamb=-40℃ to +125℃; VI=VIH or VIL; IO=-5.2mA; VCC=6.0V 11
LOW-level output voltage VOL 0.1 V Tamb=-40℃ to +125℃; VI=VIH or VIL; IO=20uA; VCC=2.0V 11
LOW-level output voltage VOL 0.4 V Tamb=-40℃ to +125℃; VI=VIH or VIL; IO=4.0mA; VCC=4.5V 11
input leakage current II -1 1 uA Tamb=-40℃ to +125℃; VI=VCC or GND; VCC=6.0V 11
supply current ICC 160 uA Tamb=-40℃ to +125℃; VI=VCC or GND; IO=0A; VCC=6.0V 11
propagation delay tpd 220 ns Tamb=-40℃ to +125℃; CL=50pF; 0CPn to nQ0; see Figure 4; VCC=2.0V 14
propagation delay tpd 44 ns Tamb=-40℃ to +125℃; CL=50pF; 0CPn to nQ0; see Figure 4; VCC=4.5V 14
propagation delay tpd 38 ns Tamb=-40℃ to +125℃; CL=50pF; 0CPn to nQ0; see Figure 4; VCC=6.0V 14
propagation delay tpd 235 ns Tamb=-40℃ to +125℃; CL=50pF; 1CPn to nQ1; see Figure 4; VCC=2.0V 14
propagation delay tpd 47 ns Tamb=-40℃ to +125℃; CL=50pF; 1CPn to nQ1; see Figure 4; VCC=4.5V 14
propagation delay tpd 40 ns Tamb=-40℃ to +125℃; CL=50pF; 1CPn to nQ1; see Figure 4; VCC=6.0V 14
propagation delay tpd 315 ns Tamb=-40℃ to +125℃; CL=50pF; 1CPn to nQ2; see Figure 4; VCC=2.0V 14
propagation delay tpd 63 ns Tamb=-40℃ to +125℃; CL=50pF; 1CPn to nQ2; see Figure 4; VCC=4.5V 14
propagation delay tpd 54 ns Tamb=-40℃ to +125℃; CL=50pF; 1CPn to nQ2; see Figure 4; VCC=6.0V 14
HIGH to LOW propagation delay tPHL 250 ns Tamb=-40℃ to +125℃; CL=50pF; nMR to nQn; see Figure 5; VCC=2.0V 14
HIGH to LOW propagation delay tPHL 50 ns Tamb=-40℃ to +125℃; CL=50pF; nMR to nQn; see Figure 5; VCC=4.5V 14
transition time tt 110 ns Tamb=-40℃ to +125℃; CL=50pF; nQn; see Figure 4; VCC=2.0V 14
transition time tt 22 ns Tamb=-40℃ to +125℃; CL=50pF; nQn; see Figure 4; VCC=4.5V 14
transition time tt 19 ns Tamb=-40℃ to +125℃; CL=50pF; nQn; see Figure 4; VCC=6.0V 15
pulse width tW 120 ns Tamb=-40℃ to +125℃; CL=50pF; 0CPn, 1CPn HIGH or LOW; see Figure 4; VCC=2.0V 14
pulse width tW 24 ns Tamb=-40℃ to +125℃; CL=50pF; 0CPn, 1CPn HIGH or LOW; see Figure 4; VCC=4.5V 14
pulse width tW 20 ns Tamb=-40℃ to +125℃; CL=50pF; 0CPn, 1CPn HIGH or LOW; see Figure 4; VCC=6.0V 15
pulse width tW 130 ns Tamb=-40℃ to +125℃; CL=50pF; nMR HIGH; see Figure 5; VCC=2.0V 14
pulse width tW 26 ns Tamb=-40℃ to +125℃; CL=50pF; nMR HIGH; see Figure 5; VCC=4.5V 14
pulse width tW 22 ns Tamb=-40℃ to +125℃; CL=50pF; nMR HIGH; see Figure 5; VCC=6.0V 15
recovery time trec 110 ns Tamb=-40℃ to +125℃; CL=50pF; nMR to nCPn; see Figure 5; VCC=2.0V 15
recovery time trec 22 ns Tamb=-40℃ to +125℃; CL=50pF; nMR to nCPn; see Figure 5; VCC=4.5V 15
recovery time trec 19 ns Tamb=-40℃ to +125℃; CL=50pF; nMR to nCPn; see Figure 5; VCC=6.0V 15
maximum frequency fmax 4 MHz Tamb=-40℃ to +125℃; CL=50pF; nCPn; see Figure 4; VCC=2.0V 15
maximum frequency fmax 20 MHz Tamb=-40℃ to +125℃; CL=50pF; nCPn; see Figure 4; VCC=4.5V 15
maximum frequency fmax 24 MHz Tamb=-40℃ to +125℃; CL=50pF; nCPn; see Figure 4; VCC=6.0V 15

CAD (KiCad official)

  • Symbol: CD74HC390M
  • Footprint: Package_SO:SOIC-16_3.9x9.9mm_P1.27mm
  • 3D model: SOP-16 (KiCad packages3D, STEP)
  • 3D model files: cd74hc390m-etched.step / cd74hc390m-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); cd74hc390m.step / cd74hc390m.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: lingxingic datasheet (21 pp, sha256 20ce3fc0f2c5d093, retrieved 2026-10-18, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF