← Commit history

Initial commit: component/cd74hc366qdrq1

Ray ·2bfee2653b ·22h ago
2 files changed +261
README.mdadded+53
@@ -0,0 +1,53 @@+# CD74HC366QDRQ1++**Texas Instruments** · Buffers, Drivers, Receivers, Transceivers · SOIC-16++CD74HC366QDRQ1 from Texas Instruments, in a SOIC-16. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.++## Pinout++| Pin | Name | Type | Function |+|---|---|---|---|+| 1 | OE1 | input | Active-low three-state output enable 1, NORed with OE2 to control all six gates; outputs are high-impedance when OE1 is high. |+| 2 | 1A | input | Buffer channel 1 data input; must not be left floating. |+| 3 | 1Y | output | Channel 1 three-state inverting output (1Y̅ on HC366), high-current bus driver able to drive up to 15 LSTTL loads. |+| 4 | 2A | input | Buffer channel 2 data input; must not be left floating. |+| 5 | 2Y | output | Channel 2 three-state inverting output (2Y̅ on HC366), high-current bus driver able to drive up to 15 LSTTL loads. |+| 6 | 3A | input | Buffer channel 3 data input; must not be left floating. |+| 7 | 3Y | output | Channel 3 three-state inverting output (3Y̅ on HC366), high-current bus driver able to drive up to 15 LSTTL loads. |+| 8 | GND | power_in | Ground pin. |+| 9 | 4Y | output | Channel 4 three-state inverting output (4Y̅ on HC366), high-current bus driver able to drive up to 15 LSTTL loads. |+| 10 | 4A | input | Buffer channel 4 data input; must not be left floating. |+| 11 | 5Y | output | Channel 5 three-state inverting output (5Y̅ on HC366), high-current bus driver able to drive up to 15 LSTTL loads. |+| 12 | 5A | input | Buffer channel 5 data input; must not be left floating. |+| 13 | 6Y | output | Channel 6 three-state inverting output (6Y̅ on HC366), high-current bus driver able to drive up to 15 LSTTL loads. |+| 14 | 6A | input | Buffer channel 6 data input; must not be left floating. |+| 15 | OE2 | input | Active-low three-state output enable 2, NORed with OE1 to control all six gates; outputs are high-impedance when OE2 is high. |+| 16 | VCC | power_in | Positive supply, 2 V to 6 V for HC types (absolute maximum 7 V); a 0.1-µF bypass capacitor is recommended close to the pin. |++## Key specifications++| Parameter | Value |+|---|---|+| Manufacturer | Texas Instruments |+| Package | SOIC-16 |+| Category | Logic |+| Pins | 16 |++## CAD (KiCad official)++- Symbol: `CD74HC366QDRQ1`+- Footprint: `Package_SO:SOIC-16_3.9x9.9mm_P1.27mm`+- 3D model: SOIC-16 (KiCad packages3D, STEP)+- 3D model files: `cd74hc366qdrq1-etched.step` / `cd74hc366qdrq1-etched.glb` carry the MPN laser-etched on the die in a toggleable `Adom.LaserEtch` group (Fusion-ready); `cd74hc366qdrq1.step` / `cd74hc366qdrq1.glb` are the bare package body.++## Provenance++Data extracted from the manufacturer datasheet, not a distributor listing:++- **Datasheet:** [Texas Instruments datasheet](https://www.ti.com/cn/lit/gpn/cd74hc366-q1) (18 pp, sha256 `e47d0281794c01ae`, retrieved 2026-10-05, tier: lcsc)+- **Datasheet language:** Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.+- **Extractor:** parts-factory `2.0.0` / `extract_pins 0.3`, primary `claude-sonnet-5-5` (text+vision), consensus `claude-opus-5-5` (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.+- **CAD:** KiCad official libraries (CC-BY-SA 4.0).++[Datasheet PDF](docs/cd74hc366qdrq1-datasheet.pdf)
page.jsonadded+208
@@ -0,0 +1,208 @@+{+  "slug": "cd74hc366qdrq1",+  "version": "0.1.0",+  "type": "component",+  "description": "Texas Instruments Buffers, Drivers, Receivers, Transceivers, SOIC-16. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.",+  "tags": [+    "component",+    "logic",+    "cd74hc366qdrq1",+    "factory-2.0.0",+    "extractor-text"+  ],+  "dependencies": {},+  "hero": {+    "type": "image",+    "path": "docs/hero.png"+  },+  "files": [+    "page.json",+    "README.md",+    "cd74hc366qdrq1.kicad_sym",+    "cd74hc366qdrq1.kicad_mod",+    "cd74hc366qdrq1.glb",+    "cd74hc366qdrq1.step",+    "cd74hc366qdrq1.lbr",+    "docs/hero.png",+    "docs/cd74hc366qdrq1-datasheet.pdf",+    "viewers/symbol.html",+    "viewers/footprint.html",+    "cd74hc366qdrq1-hero.glb",+    "cd74hc366qdrq1-hero.overlay.json"+  ],+  "component": {+    "mpn": "CD74HC366QDRQ1",+    "manufacturer": "Texas Instruments",+    "package": "SOIC-16",+    "pin_count": 16,+    "category": "Logic",+    "subcategory": "Buffers, Drivers, Receivers, Transceivers",+    "datasheet": "https://www.ti.com/cn/lit/gpn/cd74hc366-q1",+    "parts": {+      "symbol": "cd74hc366qdrq1.kicad_sym",+      "footprint": "cd74hc366qdrq1.kicad_mod",+      "model_3d": "cd74hc366qdrq1-hero.glb",+      "model_3d_plain": "cd74hc366qdrq1.glb",+      "model_3d_step": "cd74hc366qdrq1-etched.step",+      "model_3d_step_plain": "cd74hc366qdrq1.step",+      "lbr": "cd74hc366qdrq1.lbr"+    },+    "distributor_links": {+      "lcsc": 2675803,+      "digikey": "296-28176-2-ND",+      "mouser": "595-CD74HC366QDRQ1"+    },+    "distributor_check": {+      "checked_at": "2026-10-05T22:26:24Z",+      "source": "Component Ocean /api/assign-pns",+      "digikey": {+        "pn": "296-28176-2-ND",+        "status": "found",+        "lifecycle": "Active"+      },+      "mouser": {+        "pn": "595-CD74HC366QDRQ1",+        "status": "found"+      }+    },+    "pins": [+      {+        "number": "1",+        "name": "OE1",+        "type": "input",+        "description": "Active-low three-state output enable 1, NORed with OE2 to control all six gates; outputs are high-impedance when OE1 is high."+      },+      {+        "number": "2",+        "name": "1A",+        "type": "input",+        "description": "Buffer channel 1 data input; must not be left floating."+      },+      {+        "number": "3",+        "name": "1Y",+        "type": "output",+        "description": "Channel 1 three-state inverting output (1Y̅ on HC366), high-current bus driver able to drive up to 15 LSTTL loads."+      },+      {+        "number": "4",+        "name": "2A",+        "type": "input",+        "description": "Buffer channel 2 data input; must not be left floating."+      },+      {+        "number": "5",+        "name": "2Y",+        "type": "output",+        "description": "Channel 2 three-state inverting output (2Y̅ on HC366), high-current bus driver able to drive up to 15 LSTTL loads."+      },+      {+        "number": "6",+        "name": "3A",+        "type": "input",+        "description": "Buffer channel 3 data input; must not be left floating."+      },+      {+        "number": "7",+        "name": "3Y",+        "type": "output",+        "description": "Channel 3 three-state inverting output (3Y̅ on HC366), high-current bus driver able to drive up to 15 LSTTL loads."+      },+      {+        "number": "8",+        "name": "GND",+        "type": "power_in",+        "description": "Ground pin."+      },+      {+        "number": "9",+        "name": "4Y",+        "type": "output",+        "description": "Channel 4 three-state inverting output (4Y̅ on HC366), high-current bus driver able to drive up to 15 LSTTL loads."+      },+      {+        "number": "10",+        "name": "4A",+        "type": "input",+        "description": "Buffer channel 4 data input; must not be left floating."+      },+      {+        "number": "11",+        "name": "5Y",+        "type": "output",+        "description": "Channel 5 three-state inverting output (5Y̅ on HC366), high-current bus driver able to drive up to 15 LSTTL loads."+      },+      {+        "number": "12",+        "name": "5A",+        "type": "input",+        "description": "Buffer channel 5 data input; must not be left floating."+      },+      {+        "number": "13",+        "name": "6Y",+        "type": "output",+        "description": "Channel 6 three-state inverting output (6Y̅ on HC366), high-current bus driver able to drive up to 15 LSTTL loads."+      },+      {+        "number": "14",+        "name": "6A",+        "type": "input",+        "description": "Buffer channel 6 data input; must not be left floating."+      },+      {+        "number": "15",+        "name": "OE2",+        "type": "input",+        "description": "Active-low three-state output enable 2, NORed with OE1 to control all six gates; outputs are high-impedance when OE2 is high."+      },+      {+        "number": "16",+        "name": "VCC",+        "type": "power_in",+        "description": "Positive supply, 2 V to 6 V for HC types (absolute maximum 7 V); a 0.1-µF bypass capacitor is recommended close to the pin."+      }+    ],+    "provenance": {+      "extractor": "extract_pins 0.3",+      "factory_chain": {+        "factory": "2.0.0",+        "extractor": "extract_pins 0.3",+        "primary_model": "claude-sonnet-5-5",+        "primary_mode": "text+vision",+        "consensus_model": "claude-opus-5-5",+        "consensus": "agreed",+        "guards": "pin_guards 0.1: passed",+        "guard_notes": [+          "vision extraction: provenance cannot be text-verified; needs consensus"+        ],+        "pages_sent": 18,+        "cost_usd": 0.3823,+        "at": "2026-10-05T22:26:09"+      },+      "datasheet": {+        "url": "https://www.ti.com/cn/lit/gpn/cd74hc366-q1",+        "pages": 18,+        "sha256": "e47d0281794c01ae",+        "source_tier": "lcsc"+      },+      "cad": "KiCad official (CC-BY-SA 4.0)",+      "pins": {+        "total": 16,+        "described": 16,+        "cites_pages": true,+        "refuses_to_fabricate": true+      }+    },+    "viewers": {+      "symbol": "viewers/symbol.html",+      "footprint": "viewers/footprint.html"+    }+  },+  "visibility": "public",+  "org": "adom",+  "author": {+    "name": "Ray",+    "email": "[email protected]"+  }+}\ No newline at end of file