Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

CD74HC366QDRQ1

Texas Instruments · Buffers, Drivers, Receivers, Transceivers · SOIC-16

CD74HC366QDRQ1 from Texas Instruments, in a SOIC-16. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 OE1 input Active-low three-state output enable 1, NORed with OE2 to control all six gates; outputs are high-impedance when OE1 is high.
2 1A input Buffer channel 1 data input; must not be left floating.
3 1Y output Channel 1 three-state inverting output (1Y̅ on HC366), high-current bus driver able to drive up to 15 LSTTL loads.
4 2A input Buffer channel 2 data input; must not be left floating.
5 2Y output Channel 2 three-state inverting output (2Y̅ on HC366), high-current bus driver able to drive up to 15 LSTTL loads.
6 3A input Buffer channel 3 data input; must not be left floating.
7 3Y output Channel 3 three-state inverting output (3Y̅ on HC366), high-current bus driver able to drive up to 15 LSTTL loads.
8 GND power_in Ground pin.
9 4Y output Channel 4 three-state inverting output (4Y̅ on HC366), high-current bus driver able to drive up to 15 LSTTL loads.
10 4A input Buffer channel 4 data input; must not be left floating.
11 5Y output Channel 5 three-state inverting output (5Y̅ on HC366), high-current bus driver able to drive up to 15 LSTTL loads.
12 5A input Buffer channel 5 data input; must not be left floating.
13 6Y output Channel 6 three-state inverting output (6Y̅ on HC366), high-current bus driver able to drive up to 15 LSTTL loads.
14 6A input Buffer channel 6 data input; must not be left floating.
15 OE2 input Active-low three-state output enable 2, NORed with OE1 to control all six gates; outputs are high-impedance when OE2 is high.
16 VCC power_in Positive supply, 2 V to 6 V for HC types (absolute maximum 7 V); a 0.1-µF bypass capacitor is recommended close to the pin.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOIC-16
Category Logic
Pins 16

CAD (KiCad official)

  • Symbol: CD74HC366QDRQ1
  • Footprint: Package_SO:SOIC-16_3.9x9.9mm_P1.27mm
  • 3D model: SOIC-16 (KiCad packages3D, STEP)
  • 3D model files: cd74hc366qdrq1-etched.step / cd74hc366qdrq1-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); cd74hc366qdrq1.step / cd74hc366qdrq1.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (18 pp, sha256 e47d0281794c01ae, retrieved 2026-10-05, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text+vision), consensus claude-opus-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF