CD74HC21M96

{
  "slug": "cd74hc21m96",
  "version": "1.1.0",
  "type": "component",
  "description": "Texas Instruments Logic Gates, SOIC-14. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.",
  "tags": [
    "component",
    "logic",
    "cd74hc21m96",
    "factory-2.0.0",
    "extractor-text"
  ],
  "dependencies": {},
  "hero": {
    "type": "image",
    "path": "docs/hero.png"
  },
  "files": [
    "page.json",
    "README.md",
    "cd74hc21m96.kicad_sym",
    "cd74hc21m96.kicad_mod",
    "cd74hc21m96.glb",
    "cd74hc21m96.step",
    "cd74hc21m96.lbr",
    "docs/hero.png",
    "docs/cd74hc21m96-datasheet.pdf",
    "viewers/symbol.html",
    "viewers/footprint.html",
    "cd74hc21m96-hero.glb",
    "cd74hc21m96-hero.overlay.json"
  ],
  "component": {
    "mpn": "CD74HC21M96",
    "manufacturer": "Texas Instruments",
    "package": "SOIC-14",
    "pin_count": 14,
    "category": "Logic",
    "subcategory": "Logic Gates",
    "datasheet": "https://www.ti.com/cn/lit/gpn/cd74hc21",
    "parts": {
      "symbol": "cd74hc21m96.kicad_sym",
      "footprint": "cd74hc21m96.kicad_mod",
      "model_3d": "cd74hc21m96-hero.glb",
      "model_3d_plain": "cd74hc21m96.glb",
      "model_3d_step": "cd74hc21m96-etched.step",
      "model_3d_step_plain": "cd74hc21m96.step",
      "lbr": "cd74hc21m96.lbr"
    },
    "distributor_links": {
      "lcsc": "C2860637",
      "digikey": "296-31574-2-ND",
      "mouser": "595-CD74HC21M96"
    },
    "distributor_check": {
      "checked_at": "2026-10-08T17:04:56Z",
      "source": "Component Ocean /api/assign-pns",
      "digikey": {
        "pn": "296-31574-2-ND",
        "status": "found"
      },
      "mouser": {
        "pn": "595-CD74HC21M96",
        "status": "found"
      }
    },
    "pins": [
      {
        "number": "1",
        "name": "1A",
        "type": "input",
        "description": "Input channel 1, input A of the first 4-input AND gate, which performs Y = A ● B ● C ● D in positive logic."
      },
      {
        "number": "2",
        "name": "1B",
        "type": "input",
        "description": "Input channel 1, input B of the first 4-input AND gate, which performs Y = A ● B ● C ● D in positive logic."
      },
      {
        "number": "3",
        "name": "NC",
        "type": "unconnected",
        "description": "Not internally connected."
      },
      {
        "number": "4",
        "name": "1C",
        "type": "input",
        "description": "Input channel 1, input C of the first 4-input AND gate, which performs Y = A ● B ● C ● D in positive logic."
      },
      {
        "number": "5",
        "name": "1D",
        "type": "input",
        "description": "Input channel 1, input D of the first 4-input AND gate, which performs Y = A ● B ● C ● D in positive logic."
      },
      {
        "number": "6",
        "name": "1Y",
        "type": "output",
        "description": "Output channel 1, output Y of the first AND gate; balanced CMOS push-pull output with continuous output current limited to ±25 mA."
      },
      {
        "number": "7",
        "name": "GND",
        "type": "power_in",
        "description": "Ground reference for the device."
      },
      {
        "number": "8",
        "name": "2Y",
        "type": "output",
        "description": "Output channel 2, output Y of the second AND gate; balanced CMOS push-pull output with continuous output current limited to ±25 mA."
      },
      {
        "number": "9",
        "name": "2A",
        "type": "input",
        "description": "Input channel 2, input A of the second 4-input AND gate, which performs Y = A ● B ● C ● D in positive logic."
      },
      {
        "number": "10",
        "name": "2B",
        "type": "input",
        "description": "Input channel 2, input B of the second 4-input AND gate, which performs Y = A ● B ● C ● D in positive logic."
      },
      {
        "number": "11",
        "name": "NC",
        "type": "unconnected",
        "description": "Not internally connected."
      },
      {
        "number": "12",
        "name": "2C",
        "type": "input",
        "description": "Input channel 2, input C of the second 4-input AND gate, which performs Y = A ● B ● C ● D in positive logic."
      },
      {
        "number": "13",
        "name": "2D",
        "type": "input",
        "description": "Input channel 2, input D of the second 4-input AND gate, which performs Y = A ● B ● C ● D in positive logic."
      },
      {
        "number": "14",
        "name": "VCC",
        "type": "power_in",
        "description": "Positive supply; recommended operating range is 2 V to 6 V, with an absolute maximum of 7 V."
      }
    ],
    "provenance": {
      "extractor": "extract_pins 0.3",
      "factory_chain": {
        "factory": "2.0.0",
        "extractor": "extract_pins 0.3",
        "primary_model": "claude-haiku-5-5",
        "primary_mode": "text",
        "consensus_model": "claude-sonnet-5-5",
        "consensus": "agreed",
        "guards": "pin_guards 0.1: passed",
        "guard_notes": [
          "extractor flagged: The pin table on page 3 is shared by the D (SOIC), N (PDIP) and J (CDIP) packages. The 14-pin SOIC (; NC is listed on two pins (3 and 11); each is reported as a separate entry. Their datasheet descripti; The datasheet gives no per-pin electrical limits for the input pins, so input descriptions are limit"
        ],
        "pages_sent": 27,
        "cost_usd": 0.0799,
        "at": "2026-10-08T17:04:22"
      },
      "datasheet": {
        "url": "https://www.ti.com/cn/lit/gpn/cd74hc21",
        "pages": 27,
        "sha256": "94f7fede76e4cb1d",
        "source_tier": "lcsc"
      },
      "cad": "KiCad official (CC-BY-SA 4.0)",
      "pins": {
        "total": 14,
        "described": 14,
        "cites_pages": true,
        "refuses_to_fabricate": true
      }
    },
    "viewers": {
      "symbol": "viewers/symbol.html",
      "footprint": "viewers/footprint.html"
    },
    "models_3d": [
      {
        "file": "cd74hc21m96.step",
        "role": "plain",
        "up": "Z",
        "units": "mm",
        "origin": "footprint origin = pad-pattern centre",
        "seat": "z = 0",
        "extents_mm": [
          6.0,
          8.7,
          1.75
        ],
        "zmin_mm": -0.0,
        "centre_offset_mm": 0.0,
        "footprint_binding": "identity",
        "sha256": "3b9a775da256c8afcc28dcddfbc2eb3f266107fe61ce8446d96f2c52b6f44a70",
        "checked": "2026-10-08",
        "checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
      },
      {
        "file": "cd74hc21m96-etched.step",
        "role": "eda",
        "up": "Z",
        "units": "mm",
        "origin": "footprint origin = pad-pattern centre",
        "seat": "z = 0",
        "extents_mm": [
          6.0,
          8.7,
          1.75
        ],
        "zmin_mm": -0.0,
        "centre_offset_mm": 0.0,
        "footprint_binding": "identity",
        "sha256": "457bc86d4c204dba966f23c48ccb5fa7f26a563a6efcc31794e881409c6e842c",
        "checked": "2026-10-08",
        "checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
      }
    ]
  }
}