main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 12h ago
viewers cd74hc21e: viewers · Ray 12h ago
cd74hc21e-etched.glb Publish 0.1.0 · Ray 12h ago
cd74hc21e-etched.step cd74hc21e: factory component page (tier=mfr) · Ray 12h ago
cd74hc21e-hero.glb cd74hc21e: hero GLB from the etched model (keeps the MPN mark) · Ray 12h ago
cd74hc21e-hero.overlay.json Publish 0.1.0 · Ray 12h ago
cd74hc21e.glb Publish 0.1.0 · Ray 12h ago
cd74hc21e.kicad_mod Publish 0.1.0 · Ray 12h ago
cd74hc21e.kicad_sym Publish 0.1.0 · Ray 12h ago
cd74hc21e.lbr Publish 0.1.0 · Ray 12h ago
cd74hc21e.step Publish 0.1.0 · Ray 12h ago
package.json Publish 0.1.0 · Ray 12h ago
page.json Set visibility: public · Ray 12h ago
README.md Publish 0.1.0 · Ray 12h ago
verification.json Verified: Published by the parts factory: tier mfr, 14 pins · Ray 12h ago

CD74HC21E

Texas Instruments · Gates · PDIP-14

CD74HC21E from Texas Instruments, in a PDIP-14. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 1A input Channel 1 input A of the first 4-input AND gate (Y = A·B·C·D); input voltage range is 0 to VCC per section 6.3.
2 1B input Channel 1 input B of the first 4-input AND gate (Y = A·B·C·D); input voltage range is 0 to VCC per section 6.3.
3 NC unconnected Not internally connected.
4 1C input Channel 1 input C of the first 4-input AND gate (Y = A·B·C·D); input voltage range is 0 to VCC per section 6.3.
5 1D input Channel 1 input D of the first 4-input AND gate (Y = A·B·C·D); input voltage range is 0 to VCC per section 6.3.
6 1Y output Channel 1 output Y of the first 4-input AND gate, Y = A·B·C·D; output voltage range is 0 to VCC per section 6.3.
7 GND power_in Ground reference for the device.
8 2Y output Channel 2 output Y of the second 4-input AND gate, Y = A·B·C·D; output voltage range is 0 to VCC per section 6.3.
9 2A input Channel 2 input A of the second 4-input AND gate (Y = A·B·C·D); input voltage range is 0 to VCC per section 6.3.
10 2B input Channel 2 input B of the second 4-input AND gate (Y = A·B·C·D); input voltage range is 0 to VCC per section 6.3.
11 NC unconnected Not internally connected.
12 2C input Channel 2 input C of the second 4-input AND gate (Y = A·B·C·D); input voltage range is 0 to VCC per section 6.3.
13 2D input Channel 2 input D of the second 4-input AND gate (Y = A·B·C·D); input voltage range is 0 to VCC per section 6.3.
14 VCC power_in Positive supply; recommended supply range is 2 V to 6 V per section 6.3.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package PDIP-14
Category Logic ICs
Pins 14

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Supply voltage VCC -0.5 7 V 4
Input clamp current IIK -20 20 mA VI < -0.5 V or VI > VCC + 0.5 V 4
Output clamp current IOK -20 20 mA VO < -0.5 V or VO > VCC + 0.5 V 4
Continuous output current IO -25 25 mA VO > -0.5 V or VO < VCC + 0.5 V 4
Continuous current through VCC or GND -50 50 mA 4
Junction temperature TJ 150 °C 4
Storage temperature Tstg -65 150 °C 4
Supply voltage VCC 2 5 6 V 4
High-level input voltage VIH 1.5 V VCC = 2 V 4
High-level input voltage VIH 3.15 V VCC = 4.5 V 4
High-level input voltage VIH 4.2 V VCC = 6 V 4
Low-level input voltage VIL 0.5 V VCC = 2 V 4
Low-level input voltage VIL 1.35 V VCC = 4.5 V 4
Low-level input voltage VIL 1.8 V VCC = 6 V 4
Input voltage VI 0 V 4
Output voltage VO 0 V 4
Input transition time tt 1000 ns VCC = 2 V 4
Input transition time tt 500 ns VCC = 4.5 V 4
Input transition time tt 400 ns VCC = 6 V 4
Operating free-air temperature TA -55 125 °C 4
Junction-to-ambient thermal resistance (N PDIP) RθJA 65.2 °C/W 5
Junction-to-case (top) thermal resistance (N PDIP) RθJC(top) 52.9 °C/W 5
Junction-to-board thermal resistance (N PDIP) RθJB 44.9 °C/W 5
High-level output voltage VOH 1.9 V TA = -40°C to 85°C; VI = VIH or VIL; IOH = -20 µA; VCC = 2 V 5
High-level output voltage VOH 4.4 V TA = -40°C to 85°C; VI = VIH or VIL; IOH = -20 µA; VCC = 4.5 V 5
High-level output voltage VOH 5.9 V TA = -40°C to 85°C; VI = VIH or VIL; IOH = -20 µA; VCC = 6 V 5
High-level output voltage VOH 3.84 V TA = -40°C to 85°C; VI = VIH or VIL; IOH = -4 mA; VCC = 4.5 V 5
High-level output voltage VOH 3.7 V TA = -55°C to 125°C; VI = VIH or VIL; IOH = -4 mA; VCC = 4.5 V 5
High-level output voltage VOH 5.34 V TA = -40°C to 85°C; VI = VIH or VIL; IOH = -5.2 mA; VCC = 6 V 5
High-level output voltage VOH 5.2 V TA = -55°C to 125°C; VI = VIH or VIL; IOH = -5.2 mA; VCC = 6 V 5
Low-level output voltage VOL 0.1 V TA = -40°C to 85°C; VI = VIH or VIL; IOL = 20 µA; VCC = 2 V 5
Low-level output voltage VOL 0.33 V TA = -40°C to 85°C; VI = VIH or VIL; IOL = 4 mA; VCC = 4.5 V 5
Low-level output voltage VOL 0.4 V TA = -55°C to 125°C; VI = VIH or VIL; IOL = 4 mA; VCC = 4.5 V 5
Input leakage current II -1 1 µA TA = -40°C to 85°C; VI = VCC or GND; VCC = 6 V 5
Supply current ICC 20 µA TA = -40°C to 85°C; VI = VCC or GND; IO = 0; VCC = 6 V 5
Supply current ICC 40 µA TA = -55°C to 125°C; VI = VCC or GND; IO = 0; VCC = 6 V 5
Propagation delay (A, B, C, or D to Y) tpd 140 ns TA = -40°C to 85°C; CL = 50 pF; VCC = 2 V 5
Propagation delay (A, B, C, or D to Y) tpd 165 ns TA = -55°C to 125°C; CL = 50 pF; VCC = 2 V 5
Propagation delay (A, B, C, or D to Y) tpd 28 ns TA = -40°C to 85°C; CL = 50 pF; VCC = 4.5 V 5
Propagation delay (A, B, C, or D to Y) tpd 33 ns TA = -55°C to 125°C; CL = 50 pF; VCC = 4.5 V 5
Propagation delay (A, B, C, or D to Y) tpd 24 ns TA = -40°C to 85°C; CL = 50 pF; VCC = 6 V 5
Transition time (Y) tt 95 ns TA = -40°C to 85°C; CL = 50 pF; VCC = 2 V 6
Transition time (Y) tt 110 ns TA = -55°C to 125°C; CL = 50 pF; VCC = 2 V 6
Transition time (Y) tt 19 ns TA = -40°C to 85°C; CL = 50 pF; VCC = 4.5 V 6
Transition time (Y) tt 22 ns TA = -55°C to 125°C; CL = 50 pF; VCC = 4.5 V 6
Transition time (Y) tt 16 ns TA = -40°C to 85°C; CL = 50 pF; VCC = 6 V 6

CAD (KiCad official)

  • Symbol: CD74HC21E
  • Footprint: Package_DIP:DIP-14_W7.62mm
  • 3D model: PDIP-14 (KiCad packages3D, STEP)
  • 3D model files: cd74hc21e-etched.step / cd74hc21e-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); cd74hc21e.step / cd74hc21e.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (26 pp, sha256 402e915c26fc3adb, retrieved 2026-10-31, tier: manufacturer)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF