main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs cd74hc04m96: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray
viewers cd74hc04m96: viewers · Ray
cd74hc04m96-etched.fit.json cd74hc04m96: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray
cd74hc04m96-etched.glb cd74hc04m96: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray
cd74hc04m96-etched.step cd74hc04m96: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray
cd74hc04m96.glb Publish 0.1.0 · Ray
cd74hc04m96.kicad_mod Publish 0.1.0 · Ray
cd74hc04m96.kicad_sym Publish 0.1.0 · Ray
cd74hc04m96.lbr Publish 0.1.0 · Ray
cd74hc04m96.step Publish 0.1.0 · Ray
package.json cd74hc04m96: component.models_3d pose record per STEP (Z-up, seated z=0, pad-centre origin, identity binding) · Ray
page.json cd74hc04m96: component.models_3d pose record per STEP (Z-up, seated z=0, pad-centre origin, identity binding) · Ray
README.md Initial commit: component/cd74hc04m96 · Ray

CD74HC04M96

Texas Instruments · Inverters · SOIC-14

CD74HC04M96 from Texas Instruments, in a SOIC-14. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 1A input Inverter channel 1 input; accepts 0-VCC V logic signals with VIH(min)=2V and VIL(max)=0.8V.
2 1Y output Inverter channel 1 output; produces inverted logic 0-VCC V with VOH=4.4V typ and VOL=0.1V typ.
3 2A input Inverter channel 2 input; accepts 0-VCC V logic signals with VIH(min)=2V and VIL(max)=0.8V.
4 2Y output Inverter channel 2 output; produces inverted logic 0-VCC V with VOH=4.4V typ and VOL=0.1V typ.
5 3A input Inverter channel 3 input; accepts 0-VCC V logic signals with VIH(min)=2V and VIL(max)=0.8V.
6 3Y output Inverter channel 3 output; produces inverted logic 0-VCC V with VOH=4.4V typ and VOL=0.1V typ.
7 GND power_in Ground; circuit return connection.
8 4Y output Inverter channel 4 output; produces inverted logic 0-VCC V with VOH=4.4V typ and VOL=0.1V typ.
9 4A input Inverter channel 4 input; accepts 0-VCC V logic signals with VIH(min)=2V and VIL(max)=0.8V.
10 5Y output Inverter channel 5 output; produces inverted logic 0-VCC V with VOH=4.4V typ and VOL=0.1V typ.
11 5A input Inverter channel 5 input; accepts 0-VCC V logic signals with VIH(min)=2V and VIL(max)=0.8V.
12 6Y output Inverter channel 6 output; produces inverted logic 0-VCC V with VOH=4.4V typ and VOL=0.1V typ.
13 6A input Inverter channel 6 input; accepts 0-VCC V logic signals with VIH(min)=2V and VIL(max)=0.8V.
14 VCC power_in Positive supply voltage; 4.5V to 5.5V nominal for specified operation.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOIC-14
Category Logic
Pins 14

CAD (KiCad official)

  • Symbol: CD74HC04M96
  • Footprint: Package_SO:SOIC-14_3.9x8.7mm_P1.27mm
  • 3D model: SOIC-14 (KiCad packages3D, STEP)
  • 3D model files: cd74hc04m96-etched.step / cd74hc04m96-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); cd74hc04m96.step / cd74hc04m96.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (30 pp, sha256 fff19b21da9f89ef, retrieved 2026-09-23, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.2, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF