component

CD74ACT86M96

Public Made by Adom

by adom

Texas Instruments Logic ICs, SOIC-14. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentlogic icscd74act86m96factory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 13d ago
viewers cd74act86m96: viewers · Ray 13d ago
cd74act86m96-etched.glb Publish 0.1.0 · Ray 13d ago
cd74act86m96-etched.step cd74act86m96: factory component page (tier=mfr) · Ray 13d ago
cd74act86m96-hero.glb cd74act86m96: hero GLB from the etched model (keeps the MPN mark) · Ray 13d ago
cd74act86m96-hero.overlay.json Publish 0.1.0 · Ray 13d ago
cd74act86m96.glb Publish 0.1.0 · Ray 13d ago
cd74act86m96.kicad_mod Publish 0.1.0 · Ray 13d ago
cd74act86m96.kicad_sym Publish 0.1.0 · Ray 13d ago
cd74act86m96.lbr Publish 0.1.0 · Ray 13d ago
cd74act86m96.step Publish 0.1.0 · Ray 13d ago
package.json Publish 0.1.0 · Ray 13d ago
page.json Set visibility: public · Ray 13d ago
README.md Publish 0.1.0 · Ray 13d ago

CD74ACT86M96

Texas Instruments · Logic ICs · SOIC-14

CD74ACT86M96 from Texas Instruments, in a SOIC-14. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 1A input Input A of gate 1 (Y = A ⊕ B); the datasheet describes the inputs as TTL-voltage compatible.
2 1B input Input B of gate 1 (Y = A ⊕ B); the datasheet describes the inputs as TTL-voltage compatible.
3 1Y output Output of gate 1 (Y = A ⊕ B), rated for ±24-mA output drive current.
4 2A input Input A of gate 2 (Y = A ⊕ B); the datasheet describes the inputs as TTL-voltage compatible.
5 2B input Input B of gate 2 (Y = A ⊕ B); the datasheet describes the inputs as TTL-voltage compatible.
6 2Y output Output of gate 2 (Y = A ⊕ B), rated for ±24-mA output drive current.
7 GND power_in Ground reference pin for the device.
8 3Y output Output of gate 3 (Y = A ⊕ B), rated for ±24-mA output drive current.
9 3A input Input A of gate 3 (Y = A ⊕ B); the datasheet describes the inputs as TTL-voltage compatible.
10 3B input Input B of gate 3 (Y = A ⊕ B); the datasheet describes the inputs as TTL-voltage compatible.
11 4Y output Output of gate 4 (Y = A ⊕ B), rated for ±24-mA output drive current.
12 4A input Input A of gate 4 (Y = A ⊕ B); the datasheet describes the inputs as TTL-voltage compatible.
13 4B input Input B of gate 4 (Y = A ⊕ B); the datasheet describes the inputs as TTL-voltage compatible.
14 VCC power_in Supply voltage pin; the recommended supply range is 4.5 V to 5.5 V.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOIC-14
Category Logic ICs
Pins 14

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Supply voltage VCC -0.5 6 V 2
Input clamp current IIK -20 20 mA VI < 0 or VI > VCC 2
Output clamp current IOK -50 50 mA VO < 0 or VO > VCC 2
Continuous output current IO -50 50 mA VO = 0 to VCC 2
Continuous current through VCC or GND -100 100 mA 2
Package thermal impedance (M package, SOIC) θJA 86 °C/W M package; calculated per JESD 51-7 (see Note 2) 2
Storage temperature range Tstg -65 150 °C 2
Supply voltage VCC 4.5 5.5 V 2
High-level input voltage VIH 2 V 2
Low-level input voltage VIL 0.8 V 2
Input voltage VI 0 V 2
Output voltage VO 0 V 2
High-level output current IOH -24 mA 2
Low-level output current IOL 24 mA 2
Input transition rise or fall rate Δt/Δv 10 ns/V 2
High-level output voltage VOH 4.4 V VI = VIH or VIL, IOH = -50 µA, VCC = 4.5 V 3
High-level output voltage VOH 3.7 V VI = VIH or VIL, IOH = -24 mA, VCC = 4.5 V 3
High-level output voltage VOH 3.85 V IOH = -50 mA†, VCC = 5.5 V 3
Low-level output voltage VOL 0.1 V VI = VIH or VIL, IOL = 50 µA, VCC = 4.5 V 3
Low-level output voltage VOL 0.5 V VI = VIH or VIL, IOL = 24 mA, VCC = 4.5 V 3
Low-level output voltage VOL 1.65 V IOL = 50 mA†, VCC = 5.5 V 3
Input current II -1 1 µA VI = VCC or GND, VCC = 5.5 V 3
Quiescent supply current ICC 80 µA VI = VCC or GND, IO = 0, VCC = 5.5 V 3
Additional quiescent supply current per input pin ICC‡ 3 mA VI = VCC -2.1 V, VCC = 4.5 V to 5.5 V 3
Propagation delay A or B to Y (tPLH) tPLH 3.7 14.6 ns VCC = 5 V ± 0.5 V, see Figure 1 3
Propagation delay A or B to Y (tPHL) tPHL 3.7 14.6 ns VCC = 5 V ± 0.5 V, see Figure 1 3

CAD (KiCad official)

  • Symbol: CD74ACT86M96
  • Footprint: Package_SO:SOIC-14_3.9x8.7mm_P1.27mm
  • 3D model: SOIC-14 (KiCad packages3D, STEP)
  • 3D model files: cd74act86m96-etched.step / cd74act86m96-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); cd74act86m96.step / cd74act86m96.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (16 pp, sha256 a0941b75df50040b, retrieved 2026-10-17, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF