main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 19h ago
viewers cd74act32m96: viewers · Ray 19h ago
cd74act32m96-etched.glb cd74act32m96: factory component page (tier=lcsc) · Ray 19h ago
cd74act32m96-etched.step cd74act32m96: factory component page (tier=lcsc) · Ray 19h ago
cd74act32m96-hero.glb Publish 0.1.0 · Ray 19h ago
cd74act32m96-hero.overlay.json Publish 0.1.0 · Ray 19h ago
cd74act32m96.glb Publish 0.1.0 · Ray 19h ago
cd74act32m96.kicad_mod Publish 0.1.0 · Ray 19h ago
cd74act32m96.kicad_sym Publish 0.1.0 · Ray 19h ago
cd74act32m96.lbr Publish 0.1.0 · Ray 19h ago
cd74act32m96.step Publish 0.1.0 · Ray 19h ago
package.json Publish 0.1.0 · Ray 19h ago
page.json Set visibility: public · Ray 19h ago
README.md Initial commit: component/cd74act32m96 · Ray 19h ago

CD74ACT32M96

Texas Instruments · Logic Gates · SOIC-14

CD74ACT32M96 from Texas Instruments, in a SOIC-14. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 1A input Input A of first 2-input OR gate; TTL-compatible with VIH = 2V minimum, VIL = 0.8V maximum.
2 1B input Input B of first 2-input OR gate; TTL-compatible with VIH = 2V minimum, VIL = 0.8V maximum.
3 1Y output Output Y of first 2-input OR gate; drives ±24mA output current at VCC = 4.5V to 5.5V supply.
4 2A input Input A of second 2-input OR gate; TTL-compatible with VIH = 2V minimum, VIL = 0.8V maximum.
5 2B input Input B of second 2-input OR gate; TTL-compatible with VIH = 2V minimum, VIL = 0.8V maximum.
6 2Y output Output Y of second 2-input OR gate; drives ±24mA output current at VCC = 4.5V to 5.5V supply.
7 GND power_in Ground pin; circuit reference potential.
8 3Y output Output Y of third 2-input OR gate; drives ±24mA output current at VCC = 4.5V to 5.5V supply.
9 3A input Input A of third 2-input OR gate; TTL-compatible with VIH = 2V minimum, VIL = 0.8V maximum.
10 3B input Input B of third 2-input OR gate; TTL-compatible with VIH = 2V minimum, VIL = 0.8V maximum.
11 4Y output Output Y of fourth 2-input OR gate; drives ±24mA output current at VCC = 4.5V to 5.5V supply.
12 4A input Input A of fourth 2-input OR gate; TTL-compatible with VIH = 2V minimum, VIL = 0.8V maximum.
13 4B input Input B of fourth 2-input OR gate; TTL-compatible with VIH = 2V minimum, VIL = 0.8V maximum.
14 VCC power_in Positive power supply pin; recommended supply voltage 4.5V to 5.5V.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOIC-14
Category Logic
Pins 14

CAD (KiCad official)

  • Symbol: CD74ACT32M96
  • Footprint: Package_SO:SOIC-14_3.9x8.7mm_P1.27mm
  • 3D model: SOIC-14 (KiCad packages3D, STEP)
  • 3D model files: cd74act32m96-etched.step / cd74act32m96-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); cd74act32m96.step / cd74act32m96.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (21 pp, sha256 9fb49acbec60de1b, retrieved 2026-10-05, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF