component

CD74ACT161M96

Public Made by Adom

by adom

Texas Instruments Counters, Dividers, SOIC-16. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentlogiccd74act161m96factory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 14h ago
viewers cd74act161m96: viewers · Ray 14h ago
cd74act161m96-etched.glb cd74act161m96: factory component page (tier=lcsc) · Ray 14h ago
cd74act161m96-etched.step cd74act161m96: factory component page (tier=lcsc) · Ray 14h ago
cd74act161m96-hero.glb Publish 0.1.0 · Ray 14h ago
cd74act161m96-hero.overlay.json Publish 0.1.0 · Ray 14h ago
cd74act161m96.glb Publish 0.1.0 · Ray 14h ago
cd74act161m96.kicad_mod Publish 0.1.0 · Ray 14h ago
cd74act161m96.kicad_sym Publish 0.1.0 · Ray 14h ago
cd74act161m96.lbr Publish 0.1.0 · Ray 14h ago
cd74act161m96.step Publish 0.1.0 · Ray 14h ago
package.json Publish 0.1.0 · Ray 14h ago
page.json Set visibility: public · Ray 14h ago
README.md Initial commit: component/cd74act161m96 · Ray 14h ago

CD74ACT161M96

Texas Instruments · Counters, Dividers · SOIC-16

CD74ACT161M96 from Texas Instruments, in a SOIC-16. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 CLR input Asynchronous clear input; low level sets all four flip-flop outputs low regardless of other inputs.
2 CLK input Buffered clock input; triggers the four flip-flops on the rising edge of the clock waveform.
3 A input Preset data input A; defines the preset value for output bit A when LOAD is low.
4 B input Preset data input B; defines the preset value for output bit B when LOAD is low.
5 C input Preset data input C; defines the preset value for output bit C when LOAD is low.
6 D input Preset data input D; defines the preset value for output bit D when LOAD is low.
7 ENP input Parallel count enable input; counter counts only when both ENP and ENT are high.
8 GND power_in Ground; 0 V reference voltage.
9 LOAD input Load input; low level synchronously presets counter outputs to match preset data inputs on next clock pulse.
10 ENT input Terminal count enable input; counter counts when both ENP and ENT are high; fed forward to enable RCO.
11 QD output 4-bit binary counter output bit D (most significant bit).
12 QC output 4-bit binary counter output bit C.
13 QB output 4-bit binary counter output bit B.
14 QA output 4-bit binary counter output bit A (least significant bit).
15 RCO output Ripple-carry output; produces high-level pulse when counter reaches terminal count (maximum value) and ENT is high.
16 VCC power_in Positive supply voltage; 4.5 V to 5.5 V recommended operating range.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOIC-16
Category Logic
Pins 16

CAD (KiCad official)

  • Symbol: CD74ACT161M96
  • Footprint: Package_SO:SOIC-16_3.9x9.9mm_P1.27mm
  • 3D model: SOIC-16 (KiCad packages3D, STEP)
  • 3D model files: cd74act161m96-etched.step / cd74act161m96-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); cd74act161m96.step / cd74act161m96.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (18 pp, sha256 131692bc612740db, retrieved 2026-10-07, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF