component

CD74AC139M96

Public Made by Adom

by adom

Texas Instruments Logic ICs, SOIC-16. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentlogic icscd74ac139m96factory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 9d ago
viewers cd74ac139m96: viewers · Ray 9d ago
cd74ac139m96-etched.glb Publish 0.1.0 · Ray 9d ago
cd74ac139m96-etched.step cd74ac139m96: factory component page (tier=mfr) · Ray 9d ago
cd74ac139m96-hero.glb cd74ac139m96: hero GLB from the etched model (keeps the MPN mark) · Ray 9d ago
cd74ac139m96-hero.overlay.json Publish 0.1.0 · Ray 9d ago
cd74ac139m96.glb Publish 0.1.0 · Ray 9d ago
cd74ac139m96.kicad_mod Publish 0.1.0 · Ray 9d ago
cd74ac139m96.kicad_sym Publish 0.1.0 · Ray 9d ago
cd74ac139m96.lbr Publish 0.1.0 · Ray 9d ago
cd74ac139m96.step Publish 0.1.0 · Ray 9d ago
package.json Publish 0.1.0 · Ray 9d ago
page.json Set visibility: public · Ray 9d ago
README.md Publish 0.1.0 · Ray 9d ago

CD74AC139M96

Texas Instruments · Logic ICs · SOIC-16

CD74AC139M96 from Texas Instruments, in a SOIC-16. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 1G input Active-low enable input for decoder 1; it can be used as a data line in demultiplexing applications and unused inputs must be held at VCC or GND.
2 1A input Select input A for decoder 1, a fully buffered input representing one normalized load to its driver; unused inputs must be held at VCC or GND.
3 1B input Select input B for decoder 1, a fully buffered input representing one normalized load to its driver; unused inputs must be held at VCC or GND.
4 1Y0 output Decoder 1 active-low data output 0, rated for ±24 mA output drive current at VCC of 4.5 V to 5.5 V.
5 1Y1 output Decoder 1 active-low data output 1, rated for ±24 mA output drive current at VCC of 4.5 V to 5.5 V.
6 1Y2 output Decoder 1 active-low data output 2, rated for ±24 mA output drive current at VCC of 4.5 V to 5.5 V.
7 1Y3 output Decoder 1 active-low data output 3, rated for ±24 mA output drive current at VCC of 4.5 V to 5.5 V.
8 GND power_in Device ground reference.
9 2Y3 output Decoder 2 active-low data output 3, rated for ±24 mA output drive current at VCC of 4.5 V to 5.5 V.
10 2Y2 output Decoder 2 active-low data output 2, rated for ±24 mA output drive current at VCC of 4.5 V to 5.5 V.
11 2Y1 output Decoder 2 active-low data output 1, rated for ±24 mA output drive current at VCC of 4.5 V to 5.5 V.
12 2Y0 output Decoder 2 active-low data output 0, rated for ±24 mA output drive current at VCC of 4.5 V to 5.5 V.
13 2B input Select input B for decoder 2, a fully buffered input representing one normalized load to its driver; unused inputs must be held at VCC or GND.
14 2A input Select input A for decoder 2, a fully buffered input representing one normalized load to its driver; unused inputs must be held at VCC or GND.
15 2G input Active-low enable input for decoder 2; it can be used as a data line in demultiplexing applications and unused inputs must be held at VCC or GND.
16 VCC power_in Supply voltage, 1.5 V to 5.5 V recommended operating range.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOIC-16
Category Logic ICs
Pins 16

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Supply voltage range VCC -0.5 6 V 2
Input clamp current IIK -20 20 mA VI < 0 V or VI > VCC 2
Output clamp current IOK -50 50 mA VO < 0 V or VO > VCC 2
Continuous output current IO -50 50 mA VO > 0 V or VO < VCC 2
Continuous current through VCC or GND -100 100 mA 2
Storage temperature range Tstg -65 150 °C 2
Package thermal impedance (M package) θJA 73 °C/W M package (SOIC), per JESD 51-7 2
Supply voltage VCC 1.5 5.5 V 3
High-level input voltage VIH 1.2 V VCC = 1.5 V, TA = -55°C to 125°C 3
High-level input voltage VIH 2.1 V VCC = 3 V, TA = -55°C to 125°C 3
High-level input voltage VIH 3.85 V VCC = 5.5 V, TA = -55°C to 125°C 3
Low-level input voltage VIL 0.3 V VCC = 1.5 V, TA = -55°C to 125°C 3
Low-level input voltage VIL 0.9 V VCC = 3 V, TA = -55°C to 125°C 3
Low-level input voltage VIL 1.65 V VCC = 5.5 V, TA = -55°C to 125°C 3
Input voltage VI 0 V 3
Output voltage VO 0 V 3
High-level output current IOH -24 mA VCC = 4.5 V to 5.5 V 3
Low-level output current IOL 24 mA VCC = 4.5 V to 5.5 V 3
Input transition rise or fall rate Δt/Δv 50 ns/V VCC = 1.5 V to 3 V 3
Input transition rise or fall rate Δt/Δv 20 ns/V VCC = 3.6 V to 5.5 V 3
High-level output voltage VOH 1.4 V IOH = -50 µA, VCC = 1.5 V, TA = -55°C to 125°C 3
High-level output voltage VOH 2.9 V IOH = -50 µA, VCC = 3 V, TA = -55°C to 125°C 3
High-level output voltage VOH 4.4 V IOH = -50 µA, VCC = 4.5 V, TA = -55°C to 125°C 3
High-level output voltage VOH 2.4 V VI = VIH or VIL, IOH = -4 mA, VCC = 3 V, TA = -55°C to 125°C 3
High-level output voltage VOH 3.7 V VI = VIH or VIL, IOH = -24 mA, VCC = 4.5 V, TA = -55°C to 125°C 3
Low-level output voltage VOL 0.1 V IOL = 50 µA, VCC = 1.5 V, TA = -55°C to 125°C 3
Low-level output voltage VOL 0.5 V VI = VIH or VIL, IOL = 12 mA, VCC = 3 V, TA = -55°C to 125°C 3
Input current II -1 1 µA VI = VCC or GND, VCC = 5.5 V, TA = -55°C to 125°C 3
Supply current ICC 160 µA VI = VCC or GND, IO = 0, VCC = 5.5 V, TA = -55°C to 125°C 3
Input capacitance Ci 10 pF 3
Propagation delay (A or B to any Y), low-to-high tPLH 131 ns VCC = 1.5 V, CL = 50 pF, TA = -55°C to 125°C 4
Propagation delay (A or B to any Y), high-to-low tPHL 131 ns VCC = 1.5 V, CL = 50 pF, TA = -55°C to 125°C 4
Propagation delay (G to any Y), low-to-high tPLH 131 ns VCC = 1.5 V, CL = 50 pF, TA = -55°C to 125°C 4
Propagation delay (G to any Y), high-to-low tPHL 131 ns VCC = 1.5 V, CL = 50 pF, TA = -55°C to 125°C 4
Propagation delay (A or B to any Y), low-to-high tPLH 3.7 14.7 ns VCC = 3.3 V ± 0.3 V, CL = 50 pF, TA = -55°C to 125°C 4
Propagation delay (A or B to any Y), high-to-low tPHL 3.7 14.7 ns VCC = 3.3 V ± 0.3 V, CL = 50 pF, TA = -55°C to 125°C 4
Propagation delay (G to any Y), low-to-high tPLH 3.7 14.7 ns VCC = 3.3 V ± 0.3 V, CL = 50 pF, TA = -55°C to 125°C 4
Propagation delay (G to any Y), high-to-low tPHL 3.7 14.7 ns VCC = 3.3 V ± 0.3 V, CL = 50 pF, TA = -55°C to 125°C 4
Propagation delay (A or B to any Y), low-to-high tPLH 2.6 10.5 ns VCC = 5 V ± 0.5 V, CL = 50 pF, TA = -55°C to 125°C 4
Propagation delay (A or B to any Y), high-to-low tPHL 2.6 10.5 ns VCC = 5 V ± 0.5 V, CL = 50 pF, TA = -55°C to 125°C 4
Propagation delay (G to any Y), low-to-high tPLH 2.6 10.5 ns VCC = 5 V ± 0.5 V, CL = 50 pF, TA = -55°C to 125°C 4
Propagation delay (G to any Y), high-to-low tPHL 2.6 10.5 ns VCC = 5 V ± 0.5 V, CL = 50 pF, TA = -55°C to 125°C 4
Power dissipation capacitance Cpd 83 pF VCC = 5 V, TA = 25°C 4

CAD (KiCad official)

  • Symbol: CD74AC139M96
  • Footprint: Package_SO:SOIC-16_3.9x9.9mm_P1.27mm
  • 3D model: SOIC-16 (KiCad packages3D, STEP)
  • 3D model files: cd74ac139m96-etched.step / cd74ac139m96-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); cd74ac139m96.step / cd74ac139m96.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (15 pp, sha256 a6b3bf57c8120bbe, retrieved 2026-10-21, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF