component

CD5032ITS

Public Made by Adom

by adom

Shenzhen CYT Semicon Tech DC-DC Converters, TSSOP-16. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentpower managementcd5032itsfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 8h ago
viewers cd5032its: viewers · Ray 8h ago
cd5032its-etched.glb Publish 0.1.0 · Ray 8h ago
cd5032its-etched.step cd5032its: factory component page (tier=lcsc) · Ray 8h ago
cd5032its-hero.glb cd5032its: hero GLB from the etched model (keeps the MPN mark) · Ray 8h ago
cd5032its-hero.overlay.json Publish 0.1.0 · Ray 8h ago
cd5032its.glb Publish 0.1.0 · Ray 8h ago
cd5032its.kicad_mod Publish 0.1.0 · Ray 8h ago
cd5032its.kicad_sym Publish 0.1.0 · Ray 8h ago
cd5032its.lbr Publish 0.1.0 · Ray 8h ago
cd5032its.step Publish 0.1.0 · Ray 8h ago
package.json Publish 0.1.0 · Ray 8h ago
page.json Set visibility: public · Ray 8h ago
README.md Publish 0.1.0 · Ray 8h ago

CD5032ITS

Shenzhen CYT Semicon Tech · DC-DC Converters · TSSOP-16

CD5032ITS from Shenzhen CYT Semicon Tech, in a TSSOP-16. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VIN power_in Power input pin with an input range of +13V to +100V and 105V transient voltage withstand capability.
2 COMP1 input Channel 1 voltage feedback pin, attenuated by an internal 1/3 divider before the PWM comparator inverting input, with an internal 5kΩ pull-up to 5V that biases the optocoupler transistor.
3 CS1 input Channel 1 current sense and cycle-by-cycle limit pin; the OUT1 pulse terminates immediately when CS1 exceeds 0.5V, and the pin voltage must not exceed 1.25V.
4 SS1 input Channel 1 soft-start pin with an internal 50μA current source charging the external capacitor; forcing SS1 below 0.5V shuts down the channel 1 controller.
5 UVLO input Input undervoltage lockout pin with a 1.25V comparator reference and a switchable 20μA current source for hysteresis; its voltage also affects the maximum duty cycle.
6 VCC power_out High-voltage start regulator output at 7.7V with a minimum 19mA current limit.
7 OUT1 output Channel 1 gate driver output for the primary-side switch, swinging between VCC and GND1 at half the oscillator frequency.
8 GND1 power_in Channel 1 ground, including the switch driver, PWM controller, soft-start and maintain functions.
9 GND2 power_in Channel 2 ground, including the switch driver, PWM controller, soft-start and maintain functions.
10 OUT2 output Channel 2 gate driver output for the primary-side switch, swinging between VCC and GND2 at half the oscillator frequency.
11 RES input Hiccup mode restart adjustment pin; an external capacitor sets the duration of cycle-by-cycle current limiting before forced restart, with a comparator threshold of 2.55V.
12 SS2 input Channel 2 soft-start pin with an internal 50μA current source charging the external capacitor; forcing SS2 below 0.5V shuts down the channel 2 controller.
13 CS2 input Channel 2 current sense and cycle-by-cycle limit pin; the OUT2 pulse terminates immediately when CS2 exceeds 0.5V, and the pin voltage must not exceed 1.25V.
14 COMP2 input Channel 2 voltage feedback pin, attenuated by an internal 1/3 divider before the PWM comparator inverting input, with an internal 5kΩ pull-up to 5V that biases the optocoupler transistor.
15 DCL input Duty cycle limit pin; an external resistor sets the maximum allowed duty cycle for OUT1 and OUT2.
16 RT/SYNC input Oscillator setting and synchronization input; an external resistor sets the oscillation frequency and the pin also accepts an AC-coupled external sync pulse.

Key specifications

Parameter Value
Manufacturer Shenzhen CYT Semicon Tech
Package TSSOP-16
Category Power Management
Pins 16

CAD (KiCad official)

  • Symbol: CD5032ITS
  • Footprint: Package_SO:TSSOP-16_4.4x5mm_P0.65mm
  • 3D model: TSSOP-16 (KiCad packages3D, STEP)
  • 3D model files: cd5032its-etched.step / cd5032its-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); cd5032its.step / cd5032its.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Shenzhen CYT Semicon Tech datasheet (12 pp, sha256 290a7b2065eeec82, retrieved 2026-10-27, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus off (skipped (clean text read)), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF