Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

CD4532BM96

Texas Instruments · Signal Switches, Multiplexers, Decoders · SOIC-16

CD4532BM96 from Texas Instruments, in a SOIC-16. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 D4 input Priority encoder data input 4; inputs D7-D0 each have an assigned priority.
2 D5 input Priority encoder data input 5; inputs D7-D0 each have an assigned priority.
3 D6 input Priority encoder data input 6; inputs D7-D0 each have an assigned priority.
4 D7 input Highest-priority data input of the 8-bit priority encoder.
5 EI input Chip-enable input; the encoder is inhibited when EI is low and active when EI is high.
6 Q2 output Binary code output bit 2 (MSB) giving the highest-priority active input when EI is high.
7 Q1 output Binary code output bit 1 giving the highest-priority active input when EI is high.
8 VSS power_in Ground supply terminal; all voltages are referenced to VSS.
9 Q0 output Binary code output bit 0 (LSB) giving the highest-priority active input when EI is high.
10 D0 input Lowest-priority data input of the 8-bit priority encoder.
11 D1 input Priority encoder data input 1; inputs D7-D0 each have an assigned priority.
12 D2 input Priority encoder data input 2; inputs D7-D0 each have an assigned priority.
13 D3 input Priority encoder data input 3; inputs D7-D0 each have an assigned priority.
14 GS output Group select output, high to indicate that priority inputs are present.
15 EO output Enable-out, high when no priority inputs are present and low when any input is high, disabling cascaded lower-order stages.
16 VDD power_in Positive supply; recommended range 3 V to 18 V, absolute maximum -0.5 V to +20 V referenced to VSS.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOIC-16
Category Logic
Pins 16

CAD (KiCad official)

  • Symbol: CD4532BM96
  • Footprint: Package_SO:SOIC-16_3.9x9.9mm_P1.27mm
  • 3D model: SOIC-16 (KiCad packages3D, STEP)
  • 3D model files: cd4532bm96-etched.step / cd4532bm96-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); cd4532bm96.step / cd4532bm96.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (19 pp, sha256 306ddfe208da62a3, retrieved 2026-10-08, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text+vision), consensus claude-opus-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF