component

CD4504BE

Public Made by Adom

by adom

Texas Instruments Translators, Level Shifters, PDIP-16. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentlogiccd4504befactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity

3D Model

Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

Datasheet

Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

CD4504BE

Texas Instruments · Translators, Level Shifters · PDIP-16

CD4504BE from Texas Instruments, in a PDIP-16. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VCC power_in Input-side supply for the logic level; VCC can exceed VDD, and input voltage range is -0.5 V to VCC + 0.5 V.
2 A OUT output Level-shifted output of circuit A, swinging between VSS and VDD.
3 A IN input Input of circuit A; input range -0.5 V to VCC + 0.5 V, max input current ±10 mA.
4 B OUT output Level-shifted output of circuit B, swinging between VSS and VDD.
5 B IN input Input of circuit B; input range -0.5 V to VCC + 0.5 V, max input current ±10 mA.
6 C OUT output Level-shifted output of circuit C, swinging between VSS and VDD.
7 C IN input Input of circuit C; input range -0.5 V to VCC + 0.5 V, max input current ±10 mA.
8 VSS power_in Ground/negative supply reference; VDD voltages are referenced to this terminal.
9 D IN input Input of circuit D; input range -0.5 V to VCC + 0.5 V, max input current ±10 mA.
10 D OUT output Level-shifted output of circuit D, swinging between VSS and VDD.
11 E IN input Input of circuit E; input range -0.5 V to VCC + 0.5 V, max input current ±10 mA.
12 E OUT output Level-shifted output of circuit E, swinging between VSS and VDD.
13 SELECT input Mode select: HIGH (VCC) gives TTL-to-CMOS shifting, LOW gives CMOS-to-CMOS shifting; only CMOS-CMOS thresholds apply.
14 F IN input Input of circuit F; input range -0.5 V to VCC + 0.5 V, max input current ±10 mA.
15 F OUT output Level-shifted output of circuit F, swinging between VSS and VDD.
16 VDD power_in Output-side positive supply; DC supply range is -0.5 V to +20 V referenced to VSS.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package PDIP-16
Category Logic
Pins 16

CAD (KiCad official)

  • Symbol: CD4504BE
  • Footprint: Package_DIP:DIP-16_W7.62mm
  • 3D model: PDIP-16 (KiCad packages3D, STEP)
  • 3D model files: cd4504be-etched.step / cd4504be-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); cd4504be.step / cd4504be.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (16 pp, sha256 4e7022ae2ddc4d7d, retrieved 2026-10-13, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text+vision), consensus claude-opus-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF