component

CD4077BM

Public Made by Adom

by adom

lingxingic Logic Gates, SOP-14. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentlogiccd4077bmfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 5d ago
viewers cd4077bm: viewers · Ray 5d ago
cd4077bm-etched.glb Publish 0.1.0 · Ray 5d ago
cd4077bm-etched.step cd4077bm: factory component page (tier=lcsc) · Ray 5d ago
cd4077bm-hero.glb cd4077bm: hero GLB from the etched model (keeps the MPN mark) · Ray 5d ago
cd4077bm-hero.overlay.json Publish 0.1.0 · Ray 5d ago
cd4077bm.glb Publish 0.1.0 · Ray 5d ago
cd4077bm.kicad_mod Publish 0.1.0 · Ray 5d ago
cd4077bm.kicad_sym Publish 0.1.0 · Ray 5d ago
cd4077bm.lbr Publish 0.1.0 · Ray 5d ago
cd4077bm.step Publish 0.1.0 · Ray 5d ago
package.json Publish 0.1.0 · Ray 5d ago
page.json Set visibility: public · Ray 5d ago
README.md Publish 0.1.0 · Ray 5d ago

CD4077BM

lingxingic · Logic Gates · SOP-14

CD4077BM from lingxingic, in a SOP-14. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 1A input Data input A of exclusive-NOR gate 1; unused inputs must be connected to VDD, VSS, or another input.
2 1B input Data input B of exclusive-NOR gate 1; unused inputs must be connected to VDD, VSS, or another input.
3 1Y output Buffered data output of exclusive-NOR gate 1 (output is H when nA and nB are equal, L otherwise).
4 2Y output Buffered data output of exclusive-NOR gate 2 (output is H when nA and nB are equal, L otherwise).
5 2A input Data input A of exclusive-NOR gate 2; unused inputs must be connected to VDD, VSS, or another input.
6 2B input Data input B of exclusive-NOR gate 2; unused inputs must be connected to VDD, VSS, or another input.
7 VSS power_in Ground (0 V) reference for all voltages; recommended VDD is 3 V to 15 V referenced to VSS.
8 3A input Data input A of exclusive-NOR gate 3; unused inputs must be connected to VDD, VSS, or another input.
9 3B input Data input B of exclusive-NOR gate 3; unused inputs must be connected to VDD, VSS, or another input.
10 3Y output Buffered data output of exclusive-NOR gate 3 (output is H when nA and nB are equal, L otherwise).
11 4Y output Buffered data output of exclusive-NOR gate 4 (output is H when nA and nB are equal, L otherwise).
12 4A input Data input A of exclusive-NOR gate 4; unused inputs must be connected to VDD, VSS, or another input.
13 4B input Data input B of exclusive-NOR gate 4; unused inputs must be connected to VDD, VSS, or another input.
14 VDD power_in Supply voltage; recommended range is 3 V to 15 V (absolute maximum 18 V) referenced to VSS.

Key specifications

Parameter Value
Manufacturer lingxingic
Package SOP-14
Category Logic
Pins 14

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
supply current IDD 1 uA Tamb=25℃; VIN=0,5 V; VDD=5 V 6
LOW-level output current IOL 0.51 1 mA Tamb=25℃; VO=0.4 V; VIN=0,5 V; VDD=5 V 6
LOW-level output current IOL 1.3 2.6 mA Tamb=25℃; VO=0.5 V; VIN=0,10 V; VDD=10 V 6
LOW-level output current IOL 3.4 6.8 mA Tamb=25℃; VO=1.5 V; VIN=0,15 V; VDD=15 V 6
HIGH-level output current IOH -0.51 -1 mA Tamb=25℃; VO=4.6 V; VIN=0,5 V; VDD=5 V 6
HIGH-level output current IOH -1.6 -3.2 mA Tamb=25℃; VO=2.5 V; VIN=0,5 V; VDD=5 V 6
HIGH-level output current IOH -1.3 -2.6 mA Tamb=25℃; VO=9.5 V; VIN=0,10 V; VDD=10 V 6
HIGH-level output current IOH -3.4 -6.8 mA Tamb=25℃; VO=13.5 V; VIN=0,15 V; VDD=15 V 6
LOW-level output voltage VOL 0 0.05 V Tamb=25℃; VIN=0,5 V; VDD=5 V 6
HIGH-level output voltage VOH 4.95 5 V Tamb=25℃; VIN=0,5 V; VDD=5 V 6
HIGH-level output voltage VOH 9.95 10 V Tamb=25℃; VIN=0,10 V; VDD=10 V 6
HIGH-level output voltage VOH 14.95 15 V Tamb=25℃; VIN=0,15 V; VDD=15 V 6
LOW-level input voltage VIL 1.5 V Tamb=25℃; VO=0.5,4.5 V; VDD=5 V 6
LOW-level input voltage VIL 3 V Tamb=25℃; VO=1,9 V; VDD=10 V 6
LOW-level input voltage VIL 4 V Tamb=25℃; VO=1.5,13.5 V; VDD=15 V 6
HIGH-level input voltage VIH 3.5 V Tamb=25℃; VO=0.5,4.5 V; VDD=5 V 6
HIGH-level input voltage VIH 7 V Tamb=25℃; VO=1,9 V; VDD=10 V 6
HIGH-level input voltage VIH 11 V Tamb=25℃; VO=1.5,13.5 V; VDD=15 V 6
input leakage current II -1 1 uA Tamb=25℃; VIN=0 V; VDD=15 V 6
supply current IDD 7.5 uA Tamb=+125℃; VIN=0,5 V; VDD=5 V 7
supply current IDD 15 uA Tamb=+125℃; VIN=0,10 V; VDD=10 V 7
supply current IDD 30 uA Tamb=+125℃; VIN=0,15 V; VDD=15 V 7
LOW-level output current IOL 0.36 mA Tamb=+125℃; VO=0.4 V; VIN=0,5 V; VDD=5 V 7
LOW-level output current IOL 0.9 mA Tamb=+125℃; VO=0.5 V; VIN=0,10 V; VDD=10 V 7
LOW-level output current IOL 2.4 mA Tamb=+125℃; VO=1.5 V; VIN=0,15 V; VDD=15 V 7
HIGH-level output current IOH -0.36 mA Tamb=+125℃; VO=4.6 V; VIN=0,5 V; VDD=5 V 7
HIGH-level output current IOH -1.15 mA Tamb=+125℃; VO=2.5 V; VIN=0,5 V; VDD=5 V 7
HIGH-level output current IOH -0.9 mA Tamb=+125℃; VO=9.5 V; VIN=0,10 V; VDD=10 V 7
HIGH-level output current IOH -2.4 mA Tamb=+125℃; VO=13.5 V; VIN=0,15 V; VDD=15 V 7
LOW-level output voltage VOL 0.05 V Tamb=+125℃; VIN=0,5 V; VDD=5 V 7
HIGH-level output voltage VOH 4.95 V Tamb=+125℃; VIN=0,5 V; VDD=5 V 7
HIGH-level output voltage VOH 9.95 V Tamb=+125℃; VIN=0,10 V; VDD=10 V 7
HIGH-level output voltage VOH 14.95 V Tamb=+125℃; VIN=0,15 V; VDD=15 V 7
LOW-level input voltage VIL 1.5 V Tamb=+125℃; VO=0.5,4.5 V; VDD=5 V 7
LOW-level input voltage VIL 3 V Tamb=+125℃; VO=1,9 V; VDD=10 V 7
LOW-level input voltage VIL 4 V Tamb=+125℃; VO=1.5,13.5 V; VDD=15 V 7
HIGH-level input voltage VIH 3.5 V Tamb=+125℃; VO=0.5,4.5 V; VDD=5 V 7
HIGH-level input voltage VIH 7 V Tamb=+125℃; VO=1,9 V; VDD=10 V 7
HIGH-level input voltage VIH 11 V Tamb=+125℃; VO=1.5,13.5 V; VDD=15 V 7
input leakage current II -1 1 uA Tamb=+125℃; VIN=0,15 V; VDD=15 V 7
supply voltage VDD -0.5 18 V referenced to VSS (ground=0V) 5
DC input current IIK -10 10 mA any one input 5
input voltage VI -0.5 V all inputs; upper limit printed as VDD+0.5 5
storage temperature Tstg -65 150 ℃ 5
total power dissipation Ptot 500 mW 5
device dissipation per output transistor P 100 mW per output transistor 5
soldering temperature TL 260 ℃ 10 s, SOP/TSSOP 5
supply voltage VDD 3 15 V 6
ambient temperature Tamb -40 125 ℃ in free air 6

CAD (KiCad official)

  • Symbol: CD4077BM
  • Footprint: Package_SO:SOIC-14_3.9x8.7mm_P1.27mm
  • 3D model: SOP-14 (KiCad packages3D, STEP)
  • 3D model files: cd4077bm-etched.step / cd4077bm-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); cd4077bm.step / cd4077bm.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: lingxingic datasheet (12 pp, sha256 32d8ab6067e0b86e, retrieved 2026-10-18, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF