component
CD4073BM96
Public Made by Adomby adom
Texas Instruments Gates, SOIC-14. Pinout extracted from the datasheet, KiCad symbol/footprint/3D.
main
Ray
cd4073bm96: white body in tscircuit (pre-1.8 etch structure under an assembly instance); Ray 2026-10-19: black IC body…
4ddb39b
15d ago
123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319
{
"schema_version": 1,
"type": "component",
"slug": "cd4073bm96",
"title": "CD4073BM96",
"brief": "Texas Instruments Gates, SOIC-14. Pinout extracted from the datasheet, KiCad symbol/footprint/3D.",
"version": "0.1.0",
"license": "CC-BY-SA-4.0",
"tags": [
"component",
"logic",
"cd4073bm96"
],
"component": {
"mpn": "CD4073BM96",
"manufacturer": "Texas Instruments",
"package": "SOIC-14",
"pin_count": 14,
"category": "Logic",
"subcategory": "Gates",
"datasheet": "https://www.ti.com/lit/ds/symlink/cd4073bm96.pdf",
"parts": {
"symbol": "cd4073bm96.kicad_sym",
"footprint": "cd4073bm96.kicad_mod",
"model_3d": "cd4073bm96-etched.glb",
"model_3d_plain": "cd4073bm96.glb",
"model_3d_step": "cd4073bm96-etched.step",
"model_3d_step_plain": "cd4073bm96.step",
"lbr": "cd4073bm96.lbr"
},
"distributor_links": {},
"pins": [
{
"number": "1",
"name": "1A",
"type": "input",
"description": "Gate 1 input A. CMOS logic input, VIH >= 3.5 V (at VDD=5 V), input current <= +/-0.1 uA typ. Protected by CMOS input-protection network."
},
{
"number": "2",
"name": "1B",
"type": "input",
"description": "Gate 1 input B. CMOS logic input, VIH >= 3.5 V (at VDD=5 V). Protected by CMOS input-protection network."
},
{
"number": "3",
"name": "2A",
"type": "input",
"description": "Gate 2 input A. CMOS logic input, VIH >= 3.5 V (at VDD=5 V). Protected by CMOS input-protection network."
},
{
"number": "4",
"name": "2B",
"type": "input",
"description": "Gate 2 input B. CMOS logic input, VIH >= 3.5 V (at VDD=5 V). Protected by CMOS input-protection network."
},
{
"number": "5",
"name": "2C",
"type": "input",
"description": "Gate 2 input C. CMOS logic input, VIH >= 3.5 V (at VDD=5 V). Protected by CMOS input-protection network."
},
{
"number": "6",
"name": "2Y",
"type": "output",
"description": "Gate 2 output. Rail-to-rail CMOS output; IOL >= 0.51 mA and IOH >= 0.51 mA at VDD=5 V. Output is high only when 2A, 2B and 2C are all high."
},
{
"number": "7",
"name": "VSS",
"type": "power_in",
"description": "Negative supply / ground reference (0 V). All input and output voltages referenced to VSS."
},
{
"number": "8",
"name": "3Y",
"type": "output",
"description": "Gate 3 output. Rail-to-rail CMOS output; IOL >= 0.51 mA and IOH >= 0.51 mA at VDD=5 V. Output is high only when 3A, 3B and 3C are all high."
},
{
"number": "9",
"name": "3A",
"type": "input",
"description": "Gate 3 input A. CMOS logic input, VIH >= 3.5 V (at VDD=5 V). Protected by CMOS input-protection network."
},
{
"number": "10",
"name": "3B",
"type": "input",
"description": "Gate 3 input B. CMOS logic input, VIH >= 3.5 V (at VDD=5 V). Protected by CMOS input-protection network."
},
{
"number": "11",
"name": "3C",
"type": "input",
"description": "Gate 3 input C. CMOS logic input, VIH >= 3.5 V (at VDD=5 V). Protected by CMOS input-protection network."
},
{
"number": "12",
"name": "1Y",
"type": "output",
"description": "Gate 1 output. Rail-to-rail CMOS output; IOL >= 0.51 mA and IOH >= 0.51 mA at VDD=5 V. Output is high only when 1A, 1B and 1C are all high."
},
{
"number": "13",
"name": "1C",
"type": "input",
"description": "Gate 1 input C. CMOS logic input, VIH >= 3.5 V (at VDD=5 V). Protected by CMOS input-protection network."
},
{
"number": "14",
"name": "VDD",
"type": "power_in",
"description": "Positive supply. Recommended 3 V to 18 V; absolute maximum -0.5 V to +20 V. Bypass locally with a decoupling capacitor to VSS."
}
],
"provenance": {
"extractor": "ds2sf",
"datasheet": {
"url": "https://www.ti.com/lit/ds/symlink/cd4073bm96.pdf",
"pages": 29,
"sha256": "998cae23bbe77ddf",
"source_tier": "mfr"
},
"cad": "KiCad official (CC-BY-SA 4.0)",
"pins": {
"total": 14,
"described": 14,
"cites_pages": true,
"refuses_to_fabricate": true
}
},
"viewers": {
"symbol": "viewers/symbol.html",
"footprint": "viewers/footprint.html"
},
"logic": {
"family_id": "CD4073",
"logic_family": "CD4000",
"function_code": "4073",
"function_class": null,
"function_name": null,
"manufacturer": "Texas Instruments",
"is_specialty": false
},
"models_3d": [
{
"file": "cd4073bm96.step",
"role": "plain",
"up": "Z",
"units": "mm",
"origin": "footprint origin = pad-pattern centre",
"seat": "z = 0",
"extents_mm": [
6.0,
8.7,
1.75
],
"zmin_mm": -0.0,
"centre_offset_mm": 0.0,
"footprint_binding": "identity",
"sha256": "3b9a775da256c8afcc28dcddfbc2eb3f266107fe61ce8446d96f2c52b6f44a70",
"checked": "2026-10-07",
"checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
},
{
"file": "cd4073bm96-etched.step",
"role": "eda",
"up": "Z",
"units": "mm",
"origin": "footprint origin = pad-pattern centre",
"seat": "z = 0",
"extents_mm": [
6.0,
8.7,
1.75
],
"zmin_mm": -0.0,
"centre_offset_mm": 0.0,
"footprint_binding": "identity",
"sha256": "6b3964c1b1f499b8db42fd1ed758b980182f1db8dec391f02842a06ba3352f83",
"checked": "2026-10-19",
"checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
}
]
},
"metadata": {
"specs": {
"Manufacturer": "Texas Instruments",
"Package": "SOIC-14",
"Category": "Logic",
"Pins": "14"
}
},
"variants": [
{
"mpn": "CD4073BM96",
"kind": "packaging"
},
{
"mpn": "CD4073BM96E4",
"kind": "packaging"
},
{
"mpn": "CD4073BM96G4",
"kind": "packaging"
},
{
"mpn": "CD4073BM96BME4",
"kind": "packaging"
},
{
"mpn": "CD4073BM96BMG4",
"kind": "packaging"
},
{
"mpn": "CD4073BM96BMT",
"kind": "packaging"
},
{
"mpn": "CD4073BM96BMTE4",
"kind": "packaging"
},
{
"mpn": "CD4073BM96BMTG4",
"kind": "packaging"
},
{
"mpn": "CD4073BM96BE",
"kind": "packaging"
},
{
"mpn": "CD4073BM96BEE4",
"kind": "packaging"
},
{
"mpn": "CD4073BM96BF",
"kind": "packaging"
},
{
"mpn": "CD4073BM96BF3A",
"kind": "packaging"
},
{
"mpn": "CD4073BM96BNSR",
"kind": "packaging"
},
{
"mpn": "CD4073BM96BNSRE4",
"kind": "packaging"
},
{
"mpn": "CD4073BM96BNSRG4",
"kind": "packaging"
},
{
"mpn": "CD4073BM96BPW",
"kind": "packaging"
},
{
"mpn": "CD4073BM96BPWE4",
"kind": "packaging"
},
{
"mpn": "CD4073BM96BPWG4",
"kind": "packaging"
},
{
"mpn": "CD4073BM96BPWR",
"kind": "packaging"
},
{
"mpn": "CD4073BM96BPWRE4",
"kind": "packaging"
},
{
"mpn": "CD4073BM96BPWRG4",
"kind": "packaging"
}
],
"sections": [
"hero",
"viewers",
"readme",
"breadcrumbs",
"info"
],
"discovery_triggers": [
"cd4073bm96"
],
"discovery_pitch": "CD4073BM96 (Texas Instruments) component page with datasheet-verified CAD.",
"author": {
"name": "Ray",
"email": "[email protected]"
},
"dependencies": {},
"hero": {
"type": "image",
"path": "docs/hero.png"
},
"files": [
"page.json",
"README.md",
"cd4073bm96.kicad_sym",
"cd4073bm96.kicad_mod",
"cd4073bm96.glb",
"cd4073bm96.step",
"cd4073bm96.lbr",
"docs/hero.png",
"docs/cd4073bm96-datasheet.pdf",
"viewers/symbol.html",
"viewers/footprint.html"
],
"visibility": {
"public": true
},
"updated_at": "2026-09-24T18:47:34.313Z"
}