← Commit history

cd4072bm96: factory component page (tier=mfr)

Ray ·b270e3ef9c ·2mo ago ·parent 55a9ecd
1 file changed +152−8
page.json+152−8
@@ -1,13 +1,162 @@ {+  "schema_version": 1,+  "type": "component",   "slug": "cd4072bm96",+  "title": "CD4072BM96",+  "brief": "Texas Instruments Gates, SOIC-14. Datasheet-verified pinout, KiCad symbol/footprint/3D.",   "version": "0.1.0",-  "type": "component",-  "description": "Texas Instruments Gates, SOIC-14. Datasheet-verified pinout, KiCad symbol/footprint/3D.",+  "license": "CC-BY-SA-4.0",   "tags": [     "component",     "logic",     "cd4072bm96"   ],+  "component": {+    "mpn": "CD4072BM96",+    "manufacturer": "Texas Instruments",+    "package": "SOIC-14",+    "pin_count": 14,+    "category": "Logic",+    "subcategory": "Gates",+    "datasheet": "https://www.ti.com/lit/ds/symlink/cd4072bm96.pdf",+    "parts": {+      "symbol": "cd4072bm96.kicad_sym",+      "footprint": "cd4072bm96.kicad_mod",+      "model_3d": "cd4072bm96.glb",+      "model_3d_step": "cd4072bm96.step",+      "lbr": "cd4072bm96.lbr"+    },+    "distributor_links": {},+    "pins": [+      {+        "number": "1",+        "name": "J",+        "type": "output",+        "description": "Output of gate 1 (J = A + B + C + D). Buffered CMOS output with symmetrical source/sink drive."+      },+      {+        "number": "2",+        "name": "A",+        "type": "input",+        "description": "Input A of gate 1 (4-input OR). High-impedance CMOS input, ESD-protected by internal diode/resistor network. Unused inputs must be tied to VDD or VSS."+      },+      {+        "number": "3",+        "name": "B",+        "type": "input",+        "description": "Input B of gate 1 (4-input OR). High-impedance CMOS input; unused inputs must be tied to VDD or VSS."+      },+      {+        "number": "4",+        "name": "C",+        "type": "input",+        "description": "Input C of gate 1 (4-input OR). High-impedance CMOS input; unused inputs must be tied to VDD or VSS."+      },+      {+        "number": "5",+        "name": "D",+        "type": "input",+        "description": "Input D of gate 1 (4-input OR). High-impedance CMOS input; unused inputs must be tied to VDD or VSS."+      },+      {+        "number": "6",+        "name": "NC",+        "type": "unconnected",+        "description": "No internal connection. Leave floating or tie to any convenient rail."+      },+      {+        "number": "7",+        "name": "VSS",+        "type": "power_in",+        "description": "Negative supply / ground reference. Typically 0 V; all input and output voltages are referenced to VSS."+      },+      {+        "number": "8",+        "name": "NC",+        "type": "unconnected",+        "description": "No internal connection. Leave floating or tie to any convenient rail."+      },+      {+        "number": "9",+        "name": "E",+        "type": "input",+        "description": "Input E of gate 2 (4-input OR). High-impedance CMOS input; unused inputs must be tied to VDD or VSS."+      },+      {+        "number": "10",+        "name": "F",+        "type": "input",+        "description": "Input F of gate 2 (4-input OR). High-impedance CMOS input; unused inputs must be tied to VDD or VSS."+      },+      {+        "number": "11",+        "name": "G",+        "type": "input",+        "description": "Input G of gate 2 (4-input OR). High-impedance CMOS input; unused inputs must be tied to VDD or VSS."+      },+      {+        "number": "12",+        "name": "H",+        "type": "input",+        "description": "Input H of gate 2 (4-input OR). High-impedance CMOS input; unused inputs must be tied to VDD or VSS."+      },+      {+        "number": "13",+        "name": "K",+        "type": "output",+        "description": "Output of gate 2 (K = E + F + G + H). Buffered CMOS output with symmetrical source/sink drive."+      },+      {+        "number": "14",+        "name": "VDD",+        "type": "power_in",+        "description": "Positive supply voltage. Operating range 3 V to 18 V; absolute maximum -0.5 V to +20 V referenced to VSS. Decouple to VSS at the pin."+      }+    ],+    "provenance": {+      "extractor": "ds2sf",+      "datasheet": {+        "url": "https://www.ti.com/lit/ds/symlink/cd4072bm96.pdf",+        "pages": 31,+        "sha256": "81aca00a04398327",+        "source_tier": "mfr"+      },+      "cad": "KiCad official (CC-BY-SA 4.0)",+      "pins": {+        "total": 14,+        "described": 14,+        "cites_pages": true,+        "refuses_to_fabricate": true+      }+    },+    "viewers": {+      "symbol": "viewers/symbol.html",+      "footprint": "viewers/footprint.html"+    }+  },+  "metadata": {+    "specs": {+      "Manufacturer": "Texas Instruments",+      "Package": "SOIC-14",+      "Category": "Logic",+      "Pins": "14"+    }+  },+  "sections": [+    "hero",+    "viewers",+    "readme",+    "breadcrumbs",+    "info"+  ],+  "discovery_triggers": [+    "cd4072bm96"+  ],+  "discovery_pitch": "CD4072BM96 (Texas Instruments) component page with datasheet-verified CAD.",+  "author": {+    "name": "Ray",+    "email": "[email protected]"+  },   "dependencies": {},   "hero": {     "type": "image",@@ -25,10 +174,5 @@     "docs/cd4072bm96-datasheet.pdf",     "viewers/symbol.html",     "viewers/footprint.html"-  ],-  "visibility": "public",-  "author": {-    "name": "Ray",-    "email": "[email protected]"-  }+  ] }\ No newline at end of file