component
CD4071BM
Public Made by Adomby adom
HGSEMI Gates, SOP-14. Pinout extracted from the datasheet, KiCad symbol/footprint/3D.
← Commit history
page.json+152−8@@ -1,13 +1,162 @@ {+ "schema_version": 1,+ "type": "component", "slug": "cd4071bm",+ "title": "CD4071BM",+ "brief": "HGSEMI Gates, SOP-14. Datasheet-verified pinout, KiCad symbol/footprint/3D.", "version": "0.1.0",- "type": "component",- "description": "HGSEMI Gates, SOP-14. Datasheet-verified pinout, KiCad symbol/footprint/3D.",+ "license": "CC-BY-SA-4.0", "tags": [ "component", "logic", "cd4071bm" ],+ "component": {+ "mpn": "CD4071BM",+ "manufacturer": "HGSEMI",+ "package": "SOP-14",+ "pin_count": 14,+ "category": "Logic",+ "subcategory": "Gates",+ "datasheet": "https://wmsc.lcsc.com/wmsc/upload/file/pdf/v2/lcsc/2206211415_HGSEMI-CD4071BM-TR_C910854.pdf",+ "parts": {+ "symbol": "cd4071bm.kicad_sym",+ "footprint": "cd4071bm.kicad_mod",+ "model_3d": "cd4071bm.glb",+ "model_3d_step": "cd4071bm.step",+ "lbr": "cd4071bm.lbr"+ },+ "distributor_links": {},+ "pins": [+ {+ "number": "1",+ "name": "1A",+ "type": "input",+ "description": "Gate 1 input A. CMOS logic input, VIH >= 3.5V @ VDD=5V, VIL <= 1.5V @ VDD=5V. Input leakage <= 1uA at VDD=15V. Unused inputs must be tied to VDD or VSS."+ },+ {+ "number": "2",+ "name": "1B",+ "type": "input",+ "description": "Gate 1 input B. CMOS logic input, VIH >= 3.5V @ VDD=5V, VIL <= 1.5V @ VDD=5V. Unused inputs must be tied to VDD or VSS."+ },+ {+ "number": "3",+ "name": "1Y",+ "type": "output",+ "description": "Gate 1 output = 1A OR 1B. Buffered CMOS output. VOH ~ VDD, VOL ~ 0V. IOL >= 0.51 mA @ VDD=5V, VO=0.4V; IOH >= -0.51 mA @ VDD=5V, VO=4.6V."+ },+ {+ "number": "4",+ "name": "2Y",+ "type": "output",+ "description": "Gate 2 output = 2A OR 2B. Buffered CMOS output."+ },+ {+ "number": "5",+ "name": "2A",+ "type": "input",+ "description": "Gate 2 input A. CMOS logic input. Unused inputs must be tied to VDD or VSS."+ },+ {+ "number": "6",+ "name": "2B",+ "type": "input",+ "description": "Gate 2 input B. CMOS logic input. Unused inputs must be tied to VDD or VSS."+ },+ {+ "number": "7",+ "name": "VSS",+ "type": "power_in",+ "description": "Negative supply / ground reference (0 V). All input and output voltages are referenced to VSS."+ },+ {+ "number": "8",+ "name": "3A",+ "type": "input",+ "description": "Gate 3 input A. CMOS logic input. Unused inputs must be tied to VDD or VSS."+ },+ {+ "number": "9",+ "name": "3B",+ "type": "input",+ "description": "Gate 3 input B. CMOS logic input. Unused inputs must be tied to VDD or VSS."+ },+ {+ "number": "10",+ "name": "3Y",+ "type": "output",+ "description": "Gate 3 output = 3A OR 3B. Buffered CMOS output."+ },+ {+ "number": "11",+ "name": "4Y",+ "type": "output",+ "description": "Gate 4 output = 4A OR 4B. Buffered CMOS output."+ },+ {+ "number": "12",+ "name": "4A",+ "type": "input",+ "description": "Gate 4 input A. CMOS logic input. Unused inputs must be tied to VDD or VSS."+ },+ {+ "number": "13",+ "name": "4B",+ "type": "input",+ "description": "Gate 4 input B. CMOS logic input. Unused inputs must be tied to VDD or VSS."+ },+ {+ "number": "14",+ "name": "VDD",+ "type": "power_in",+ "description": "Positive supply. Recommended operating range 3 V to 15 V (absolute max +18 V). Static IDD <= 5 uA @ VDD=5V, <= 15 uA @ VDD=15V."+ }+ ],+ "provenance": {+ "extractor": "ds2sf",+ "datasheet": {+ "url": "https://wmsc.lcsc.com/wmsc/upload/file/pdf/v2/lcsc/2206211415_HGSEMI-CD4071BM-TR_C910854.pdf",+ "pages": 9,+ "sha256": "a0af40244b85b44c",+ "source_tier": "lcsc"+ },+ "cad": "KiCad official (CC-BY-SA 4.0)",+ "pins": {+ "total": 14,+ "described": 14,+ "cites_pages": true,+ "refuses_to_fabricate": true+ }+ },+ "viewers": {+ "symbol": "viewers/symbol.html",+ "footprint": "viewers/footprint.html"+ }+ },+ "metadata": {+ "specs": {+ "Manufacturer": "HGSEMI",+ "Package": "SOP-14",+ "Category": "Logic",+ "Pins": "14"+ }+ },+ "sections": [+ "hero",+ "viewers",+ "readme",+ "breadcrumbs",+ "info"+ ],+ "discovery_triggers": [+ "cd4071bm"+ ],+ "discovery_pitch": "CD4071BM (HGSEMI) component page with datasheet-verified CAD.",+ "author": {+ "name": "Ray",+ "email": "[email protected]"+ }, "dependencies": {}, "hero": { "type": "image",@@ -25,10 +174,5 @@ "docs/cd4071bm-datasheet.pdf", "viewers/symbol.html", "viewers/footprint.html"- ],- "visibility": "public",- "author": {- "name": "Ray",- "email": "[email protected]"- }+ ] }