component

CD4069UBMT

Public Made by Adom

by adom

HGSEMI Inverters, TSSOP-14. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentlogiccd4069ubmtfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 16h ago
viewers cd4069ubmt: viewers · Ray 16h ago
cd4069ubmt-etched.glb Publish 0.1.0 · Ray 16h ago
cd4069ubmt-etched.step cd4069ubmt: factory component page (tier=lcsc) · Ray 16h ago
cd4069ubmt-hero.glb cd4069ubmt: hero GLB from the etched model (keeps the MPN mark) · Ray 16h ago
cd4069ubmt-hero.overlay.json Publish 0.1.0 · Ray 16h ago
cd4069ubmt.glb Publish 0.1.0 · Ray 16h ago
cd4069ubmt.kicad_mod Publish 0.1.0 · Ray 16h ago
cd4069ubmt.kicad_sym Publish 0.1.0 · Ray 16h ago
cd4069ubmt.lbr Publish 0.1.0 · Ray 16h ago
cd4069ubmt.step Publish 0.1.0 · Ray 16h ago
package.json Publish 0.1.0 · Ray 16h ago
page.json Set visibility: public · Ray 16h ago
README.md Publish 0.1.0 · Ray 16h ago

CD4069UBMT

HGSEMI · Inverters · TSSOP-14

CD4069UBMT from HGSEMI, in a TSSOP-14. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 A1 input Data input 1 of the first inverter, with the input voltage limited to VSS to VDD.
2 Y1 output Data output 1 of the first inverter.
3 A2 input Data input 2 of the second inverter, with the input voltage limited to VSS to VDD.
4 Y2 output Data output 2 of the second inverter.
5 A3 input Data input 3 of the third inverter, with the input voltage limited to VSS to VDD.
6 Y3 output Data output 3 of the third inverter.
7 VSS power_in Ground reference pin (0 V).
8 Y4 output Data output 4 of the fourth inverter.
9 A4 input Data input 4 of the fourth inverter, with the input voltage limited to VSS to VDD.
10 Y5 output Data output 5 of the fifth inverter.
11 A5 input Data input 5 of the fifth inverter, with the input voltage limited to VSS to VDD.
12 Y6 output Data output 6 of the sixth inverter.
13 A6 input Data input 6 of the sixth inverter, with the input voltage limited to VSS to VDD.
14 VDD power_in Positive supply voltage; the recommended operating voltage is 3 V to 15 V and the absolute maximum is 18 V.

Key specifications

Parameter Value
Manufacturer HGSEMI
Package TSSOP-14
Category Logic
Pins 14

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Supply voltage VDD 3 15 V 4
Operating temperature TA -40 85 ℃ 4
Input/output voltage VIN、Vout 0 V max is VDD 4
Supply voltage VDD -0.5 18 V 4
Input voltage VIN -0.5 V max is VDD+0.5V 4
Power dissipation PD 500 mW 4
Operating temperature TA -40 85 ℃ 4
Storage temperature TS -65 150 ℃ 4
Lead soldering temperature TW 260 ℃ 10s 4
High-level input voltage VIH 4 V /IO/≤1uA, Vo=0.5V, VDD=5V 4
High-level input voltage VIH 8 V /IO/≤1uA, Vo=1V, VDD=10V 4
High-level input voltage VIH 12 V /IO/≤1uA, Vo=1.5V, VDD=15V 4
Low-level input voltage VIL 1 V /IO/≤1uA, Vo=4.5V, VDD=5V 4
Low-level input voltage VIL 2 V /IO/≤1uA, Vo=9V, VDD=10V 4
Low-level input voltage VIL 3 V /IO/≤1uA, Vo=13.5V, VDD=15V 4
High-level output voltage VOH 4.95 V /IOUT/<1uA, VDD=5V 4
High-level output voltage VOH 9.95 V /IOUT/<1uA, VDD=10V 4
High-level output voltage VOH 14.95 V /IOUT/<1uA, VDD=15V 4
Low-level output voltage VOL 0 0.05 V /IOUT/<1uA, VDD=5V 4
Input current IIN 0 1 uA VIN=VDD or VSS, VDD=15V 4
High-level output current IOH -1.4 -0.45 mA Vo=4.5V, VDD=5V 4
High-level output current IOH -3 -1.2 mA Vo=9V, VDD=10V 4
High-level output current IOH -10 -3 mA Vo=13.5V, VDD=15V 4
Low-level output current IOL 0.45 3.3 mA Vo=0.4V, VDD=5V 4
Low-level output current IOL 1 12 mA Vo=0.5V, VDD=10V 4
Low-level output current IOL 3 24 mA Vo=1.5V, VDD=15V 4
Operating current IDD 1 uA VIN=VDD or VSS, VDD=5V 4
Operating current IDD 2 uA VIN=VDD or VSS, VDD=10V 4
Operating current IDD 4 uA VIN=VDD or VSS, VDD=15V 4
Propagation delay time A to Y tPHL 32 ns VDD=5V CL=51pF 5
Propagation delay time A to Y tPLH 42 ns VDD=5V CL=51pF 5
Propagation delay time A to Y tPHL 23 ns VDD=10V CL=51pF 5
Propagation delay time A to Y tPHL 25 ns VDD=15V CL=51pF 5
Propagation delay time A to Y tPLH 27 ns VDD=15V CL=51pF 5

CAD (KiCad official)

  • Symbol: CD4069UBMT
  • Footprint: Package_SO:TSSOP-14_4.4x5mm_P0.65mm
  • 3D model: TSSOP-14 (KiCad packages3D, STEP)
  • 3D model files: cd4069ubmt-etched.step / cd4069ubmt-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); cd4069ubmt.step / cd4069ubmt.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: HGSEMI datasheet (9 pp, sha256 00e4d73ffbf7ca85, retrieved 2026-10-27, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus off (skipped (clean text read)), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF