component
CD4069BP
Public Made by Adomby adom
Sungine Inverters, SOP-14. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
main
CD4069BP
Sungine · Inverters · SOP-14
CD4069BP from Sungine, in a SOP-14. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | A | input | Input of inverter A; input voltage range -0.5 V to VDD+0.5 V, max DC input current ±10 mA. |
| 2 | G-Ā | output | Output of inverter A (the inverse of the pin 1 input). |
| 3 | B | input | Input of inverter B; input voltage range -0.5 V to VDD+0.5 V, max DC input current ±10 mA. |
| 4 | H-B̄ | output | Output of inverter B (the inverse of the pin 3 input). |
| 5 | C | input | Input of inverter C; input voltage range -0.5 V to VDD+0.5 V, max DC input current ±10 mA. |
| 6 | I-C̄ | output | Output of inverter C (the inverse of the pin 5 input). |
| 7 | VSS | power_in | Ground / negative supply, the reference for VDD. |
| 8 | J-D̄ | output | Output of inverter D (the inverse of the pin 9 input). |
| 9 | D | input | Input of inverter D; input voltage range -0.5 V to VDD+0.5 V, max DC input current ±10 mA. |
| 10 | K-Ē | output | Output of inverter E (the inverse of the pin 11 input). |
| 11 | E | input | Input of inverter E; input voltage range -0.5 V to VDD+0.5 V, max DC input current ±10 mA. |
| 12 | L-F̄ | output | Output of inverter F (the inverse of the pin 13 input). |
| 13 | F | input | Input of inverter F; input voltage range -0.5 V to VDD+0.5 V, max DC input current ±10 mA. |
| 14 | VDD | power_in | Positive supply; recommended 3 V to 18 V, absolute maximum -0.5 V to 20 V referenced to VSS. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Sungine |
| Package | SOP-14 |
| Category | Logic |
| Pins | 14 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Supply voltage | VCC | 3 | 18 | V | 全温度范围内 | 1 | |
| DC supply voltage range | VDD | -0.5 | 20 | V | 以 VSS 为参考电压 | 1 | |
| DC input current | -10 | 10 | mA | 任一输入端 | 1 | ||
| Power dissipation | PD | 500 | mW | TA=-55~+100℃ | 1 | ||
| Power dissipation per inverter driver | PI | 100 | mW | 所有温度范围内 | 2 | ||
| Operating temperature range | TA | -55 | 125 | ℃ | 陶瓷封装 | 2 | |
| Storage temperature range | Tstg | -65 | 150 | ℃ | 2 | ||
| Soldering temperature | 265 | ℃ | 接触管脚不超过 10 秒 | 2 | |||
| Propagation delay time | tPLH,tPHL | 40 | 110 | ns | VDD=5V, TA=26℃, tr,tf=20ns, CL=50pF, RL=200kΩ | 3 | |
| Propagation delay time | tPLH,tPHL | 25 | 60 | ns | VDD=10V, TA=26℃, tr,tf=20ns, CL=50pF, RL=200kΩ | 3 | |
| Propagation delay time | tPLH,tPHL | 20 | 50 | ns | VDD=15V, TA=26℃, tr,tf=20ns, CL=50pF, RL=200kΩ | 3 | |
| Output transition time | tTLH,tTHL | 100 | 200 | ns | VDD=5V, TA=26℃, tr,tf=20ns, CL=50pF, RL=200kΩ | 3 | |
| Output transition time | tTLH,tTHL | 50 | 100 | ns | VDD=10V, TA=26℃, tr,tf=20ns, CL=50pF, RL=200kΩ | 3 | |
| Output transition time | tTLH,tTHL | 40 | 80 | ns | VDD=15V, TA=26℃, tr,tf=20ns, CL=50pF, RL=200kΩ | 3 | |
| Input capacitance | CIN | 10 | 15 | pF | 任一输入端 | 3 | |
| Quiescent device current | IDD | 0.01 | 0.25 | uA | VIN=0,5; VDD=5V; +25 | 3 | |
| Quiescent device current | IDD | 0.01 | 0.5 | uA | VIN=0,10; VDD=10V; +25 | 3 | |
| Quiescent device current | IDD | 0.01 | 1 | uA | VIN=0,15; VDD=15V; +25 | 3 | |
| Quiescent device current | IDD | 0.02 | 5 | uA | VIN=0,20; VDD=20V; +25 | 3 | |
| Output sink current | IOL | 0.51 | 1 | mA | VO=0.4V; VIN=0,5; VDD=5V; +25 | 3 | |
| Output sink current | IOL | 1.3 | 2.6 | mA | VO=0.5V; VIN=0,10; VDD=10V; +25 | 3 | |
| Output sink current | IOL | 3.4 | 6.8 | mA | VO=1.5V; VIN=0,15; VDD=15V; +25 | 3 | |
| Output source current | IOH | -0.51 | -1 | mA | VO=4.6V; VIN=0,5; VDD=5V; +25 | 3 | |
| Output source current | IOH | -1.6 | -3.2 | mA | VO=2.5V; VIN=0,5; VDD=5V; +25 | 3 | |
| Output source current | IOH | -1.3 | -2.6 | mA | VO=9.5V; VIN=0,10; VDD=10V; +25 | 3 | |
| Output source current | IOH | -3.4 | -6.8 | mA | VO=13.5V; VIN=0,15; VDD=15V; +25 | 3 | |
| Output low voltage | VOL | 0 | 0.05 | V | VIN=0,5; VDD=5V; +25 | 3 | |
| Output high voltage | VOH | 4.95 | 5 | V | VIN=0,5; VDD=5V; +25 | 4 | |
| Output high voltage | VOH | 9.95 | 10 | V | VIN=0,10; VDD=10V; +25 | 4 | |
| Output high voltage | VOH | 14.95 | 15 | V | VIN=0,15; VDD=15V; +25 | 4 | |
| Input low voltage (max) | VIL | 1 | V | VO=4.5V; VDD=5V; +25 | 4 | ||
| Input low voltage (max) | VIL | 2 | V | VO=9V; VDD=10V; +25 | 4 | ||
| Input low voltage (max) | VIL | 2.5 | V | VO=13.5V; VDD=15V; +25 | 4 | ||
| Input high voltage (min) | VIH | 4 | V | VDD=5V; +25 | 4 | ||
| Input high voltage (min) | VIH | 8 | V | VDD=10V; +25 | 4 | ||
| Input high voltage (min) | VIH | 12.5 | V | VDD=15V; +25 | 4 | ||
| Input current (max) | IIN | 0.1 | uA | VIN=0,18; VDD=18V; +25 | 4 |
CAD (KiCad official)
- Symbol:
CD4069BP - Footprint:
Package_SO:SOIC-14_3.9x8.7mm_P1.27mm - 3D model: SOP-14 (KiCad packages3D, STEP)
- 3D model files:
cd4069bp-etched.step/cd4069bp-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);cd4069bp.step/cd4069bp.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Sungine datasheet (5 pp, sha256
74cd8870b21c6e82, retrieved 2026-10-27, tier: lcsc) - Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
- Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-sonnet-5-5(text+vision), consensusclaude-opus-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).
# CD4069BP
**Sungine** · Inverters · SOP-14
CD4069BP from Sungine, in a SOP-14. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
## Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | A | input | Input of inverter A; input voltage range -0.5 V to VDD+0.5 V, max DC input current ±10 mA. |
| 2 | G-Ā | output | Output of inverter A (the inverse of the pin 1 input). |
| 3 | B | input | Input of inverter B; input voltage range -0.5 V to VDD+0.5 V, max DC input current ±10 mA. |
| 4 | H-B̄ | output | Output of inverter B (the inverse of the pin 3 input). |
| 5 | C | input | Input of inverter C; input voltage range -0.5 V to VDD+0.5 V, max DC input current ±10 mA. |
| 6 | I-C̄ | output | Output of inverter C (the inverse of the pin 5 input). |
| 7 | VSS | power_in | Ground / negative supply, the reference for VDD. |
| 8 | J-D̄ | output | Output of inverter D (the inverse of the pin 9 input). |
| 9 | D | input | Input of inverter D; input voltage range -0.5 V to VDD+0.5 V, max DC input current ±10 mA. |
| 10 | K-Ē | output | Output of inverter E (the inverse of the pin 11 input). |
| 11 | E | input | Input of inverter E; input voltage range -0.5 V to VDD+0.5 V, max DC input current ±10 mA. |
| 12 | L-F̄ | output | Output of inverter F (the inverse of the pin 13 input). |
| 13 | F | input | Input of inverter F; input voltage range -0.5 V to VDD+0.5 V, max DC input current ±10 mA. |
| 14 | VDD | power_in | Positive supply; recommended 3 V to 18 V, absolute maximum -0.5 V to 20 V referenced to VSS. |
## Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Sungine |
| Package | SOP-14 |
| Category | Logic |
| Pins | 14 |
## Electrical characteristics
Limits as printed in the datasheet (page.json `metadata.characteristics` carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Supply voltage | VCC | 3 | | 18 | V | 全温度范围内 | 1 |
| DC supply voltage range | VDD | -0.5 | | 20 | V | 以 VSS 为参考电压 | 1 |
| DC input current | | -10 | | 10 | mA | 任一输入端 | 1 |
| Power dissipation | PD | | | 500 | mW | TA=-55~+100℃ | 1 |
| Power dissipation per inverter driver | PI | | | 100 | mW | 所有温度范围内 | 2 |
| Operating temperature range | TA | -55 | | 125 | ℃ | 陶瓷封装 | 2 |
| Storage temperature range | Tstg | -65 | | 150 | ℃ | | 2 |
| Soldering temperature | | | | 265 | ℃ | 接触管脚不超过 10 秒 | 2 |
| Propagation delay time | tPLH,tPHL | | 40 | 110 | ns | VDD=5V, TA=26℃, tr,tf=20ns, CL=50pF, RL=200kΩ | 3 |
| Propagation delay time | tPLH,tPHL | | 25 | 60 | ns | VDD=10V, TA=26℃, tr,tf=20ns, CL=50pF, RL=200kΩ | 3 |
| Propagation delay time | tPLH,tPHL | | 20 | 50 | ns | VDD=15V, TA=26℃, tr,tf=20ns, CL=50pF, RL=200kΩ | 3 |
| Output transition time | tTLH,tTHL | | 100 | 200 | ns | VDD=5V, TA=26℃, tr,tf=20ns, CL=50pF, RL=200kΩ | 3 |
| Output transition time | tTLH,tTHL | | 50 | 100 | ns | VDD=10V, TA=26℃, tr,tf=20ns, CL=50pF, RL=200kΩ | 3 |
| Output transition time | tTLH,tTHL | | 40 | 80 | ns | VDD=15V, TA=26℃, tr,tf=20ns, CL=50pF, RL=200kΩ | 3 |
| Input capacitance | CIN | | 10 | 15 | pF | 任一输入端 | 3 |
| Quiescent device current | IDD | | 0.01 | 0.25 | uA | VIN=0,5; VDD=5V; +25 | 3 |
| Quiescent device current | IDD | | 0.01 | 0.5 | uA | VIN=0,10; VDD=10V; +25 | 3 |
| Quiescent device current | IDD | | 0.01 | 1 | uA | VIN=0,15; VDD=15V; +25 | 3 |
| Quiescent device current | IDD | | 0.02 | 5 | uA | VIN=0,20; VDD=20V; +25 | 3 |
| Output sink current | IOL | 0.51 | 1 | | mA | VO=0.4V; VIN=0,5; VDD=5V; +25 | 3 |
| Output sink current | IOL | 1.3 | 2.6 | | mA | VO=0.5V; VIN=0,10; VDD=10V; +25 | 3 |
| Output sink current | IOL | 3.4 | 6.8 | | mA | VO=1.5V; VIN=0,15; VDD=15V; +25 | 3 |
| Output source current | IOH | -0.51 | -1 | | mA | VO=4.6V; VIN=0,5; VDD=5V; +25 | 3 |
| Output source current | IOH | -1.6 | -3.2 | | mA | VO=2.5V; VIN=0,5; VDD=5V; +25 | 3 |
| Output source current | IOH | -1.3 | -2.6 | | mA | VO=9.5V; VIN=0,10; VDD=10V; +25 | 3 |
| Output source current | IOH | -3.4 | -6.8 | | mA | VO=13.5V; VIN=0,15; VDD=15V; +25 | 3 |
| Output low voltage | VOL | | 0 | 0.05 | V | VIN=0,5; VDD=5V; +25 | 3 |
| Output high voltage | VOH | 4.95 | 5 | | V | VIN=0,5; VDD=5V; +25 | 4 |
| Output high voltage | VOH | 9.95 | 10 | | V | VIN=0,10; VDD=10V; +25 | 4 |
| Output high voltage | VOH | 14.95 | 15 | | V | VIN=0,15; VDD=15V; +25 | 4 |
| Input low voltage (max) | VIL | | | 1 | V | VO=4.5V; VDD=5V; +25 | 4 |
| Input low voltage (max) | VIL | | | 2 | V | VO=9V; VDD=10V; +25 | 4 |
| Input low voltage (max) | VIL | | | 2.5 | V | VO=13.5V; VDD=15V; +25 | 4 |
| Input high voltage (min) | VIH | 4 | | | V | VDD=5V; +25 | 4 |
| Input high voltage (min) | VIH | 8 | | | V | VDD=10V; +25 | 4 |
| Input high voltage (min) | VIH | 12.5 | | | V | VDD=15V; +25 | 4 |
| Input current (max) | IIN | | | 0.1 | uA | VIN=0,18; VDD=18V; +25 | 4 |
## CAD (KiCad official)
- Symbol: `CD4069BP`
- Footprint: `Package_SO:SOIC-14_3.9x8.7mm_P1.27mm`
- 3D model: SOP-14 (KiCad packages3D, STEP)
- 3D model files: `cd4069bp-etched.step` / `cd4069bp-etched.glb` carry the MPN laser-etched on the die in a toggleable `Adom.LaserEtch` group (Fusion-ready); `cd4069bp.step` / `cd4069bp.glb` are the bare package body.
## Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- **Datasheet:** [Sungine datasheet](docs/cd4069bp-datasheet.pdf) (5 pp, sha256 `74cd8870b21c6e82`, retrieved 2026-10-27, tier: lcsc)
- **Datasheet language:** Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
- **Extractor:** parts-factory `2.0.0` / `extract_pins 0.3`, primary `claude-sonnet-5-5` (text+vision), consensus `claude-opus-5-5` (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
- **CAD:** KiCad official libraries (CC-BY-SA 4.0).
[Datasheet PDF](docs/cd4069bp-datasheet.pdf)