component
CD4069UB Hex Inverter
Public Made by Adomby adom
Hex (six) inverter in the 4000B CMOS family, unbuffered, 3 V to 18 V.
main
Ray
cd4069: component.models_3d pose record per STEP (Z-up, seated z=0, pad-centre origin, identity binding)
dec84a0
26d ago
123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269
{
"schema_version": 1,
"type": "component",
"slug": "cd4069",
"title": "CD4069UB Hex Inverter",
"brief": "Hex (six) inverter in the 4000B CMOS family, unbuffered, 3 V to 18 V.",
"version": "0.1.0",
"license": "CC-BY-SA-4.0",
"tags": [
"logic",
"inverter",
"hex",
"4000-series",
"ti",
"soic-14"
],
"component": {
"mpn": "CD4069UB",
"manufacturer": "Texas Instruments",
"package": "SOIC-14",
"pin_count": 14,
"category": "Logic",
"subcategory": "Logic Gate",
"datasheet": "https://www.ti.com/lit/ds/symlink/cd4069ub.pdf",
"parts": {
"symbol": "cd4069.kicad_sym",
"footprint": "cd4069.kicad_mod",
"model_3d": "cd4069-etched.glb",
"model_3d_plain": "cd4069.glb",
"model_3d_step": "cd4069-etched.step",
"model_3d_step_plain": "cd4069.step",
"lbr": "cd4069.lbr"
},
"distributor_links": {},
"pins": [
{
"number": "1",
"name": "A",
"type": "input",
"description": "Inverter A input (channel 1). CMOS logic input, VIL ≤ 1 V @ VDD=5 V, VIH ≥ 4 V @ VDD=5 V. Input current typically ±10 pA @ 25 °C, ±1 µA max over full temperature range. Input capacitance 10 pF typ, 15 pF max."
},
{
"number": "2",
"name": "G",
"type": "output",
"description": "Inverter A output (G = NOT A). CMOS push-pull output. VOH ≥ VDD − 0.05 V, VOL ≤ 0.05 V. Sinks ~0.51 mA typ (VO=0.4 V, VDD=5 V); sources ~-0.51 mA typ (VO=4.6 V, VDD=5 V). Dissipation ≤100 mW per output transistor."
},
{
"number": "3",
"name": "B",
"type": "input",
"description": "Inverter B input (channel 2). CMOS logic input; same electrical thresholds as pin 1."
},
{
"number": "4",
"name": "H",
"type": "output",
"description": "Inverter B output (H = NOT B). CMOS push-pull output; same drive characteristics as pin 2."
},
{
"number": "5",
"name": "C",
"type": "input",
"description": "Inverter C input (channel 3). CMOS logic input; same electrical thresholds as pin 1."
},
{
"number": "6",
"name": "I",
"type": "output",
"description": "Inverter C output (I = NOT C). CMOS push-pull output; same drive characteristics as pin 2."
},
{
"number": "7",
"name": "VSS",
"type": "power_in",
"description": "Negative supply / ground reference. All voltages referenced to VSS. Typically tied to 0 V."
},
{
"number": "8",
"name": "J",
"type": "output",
"description": "Inverter D output (J = NOT D). CMOS push-pull output; same drive characteristics as pin 2."
},
{
"number": "9",
"name": "D",
"type": "input",
"description": "Inverter D input (channel 4). CMOS logic input; same electrical thresholds as pin 1."
},
{
"number": "10",
"name": "K",
"type": "output",
"description": "Inverter E output (K = NOT E). CMOS push-pull output; same drive characteristics as pin 2."
},
{
"number": "11",
"name": "E",
"type": "input",
"description": "Inverter E input (channel 5). CMOS logic input; same electrical thresholds as pin 1."
},
{
"number": "12",
"name": "L",
"type": "output",
"description": "Inverter F output (L = NOT F). CMOS push-pull output; same drive characteristics as pin 2."
},
{
"number": "13",
"name": "F",
"type": "input",
"description": "Inverter F input (channel 6). CMOS logic input; same electrical thresholds as pin 1."
},
{
"number": "14",
"name": "VDD",
"type": "power_in",
"description": "Positive supply. Recommended operating range 3 V to 18 V (absolute max 20 V). Bypass with a 100 nF ceramic close to the pin."
}
],
"provenance": {
"extractor": "ds2sf",
"datasheet": {
"url": "https://www.ti.com/lit/ds/symlink/cd4069ub.pdf",
"pages": 34,
"sha256": "bb3ad731a488a86f",
"source_tier": "mfr"
},
"cad": "KiCad official (CC-BY-SA 4.0)",
"pins": {
"total": 14,
"described": 14,
"cites_pages": true,
"refuses_to_fabricate": true
}
},
"viewers": {
"symbol": "viewers/symbol.html",
"footprint": "viewers/footprint.html"
},
"logic": {
"family_id": "CD4069",
"logic_family": "CD4000",
"function_code": "4069",
"function_class": "Gate",
"function_name": "Hex Inverter",
"manufacturer": "Texas Instruments",
"is_specialty": false
},
"models_3d": [
{
"file": "cd4069.step",
"role": "plain",
"up": "Z",
"units": "mm",
"origin": "footprint origin = pad-pattern centre",
"seat": "z = 0",
"extents_mm": [
6.0,
8.7,
1.75
],
"zmin_mm": -0.0,
"centre_offset_mm": 0.0,
"footprint_binding": "identity",
"sha256": "3b9a775da256c8afcc28dcddfbc2eb3f266107fe61ce8446d96f2c52b6f44a70",
"checked": "2026-10-07",
"checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
},
{
"file": "cd4069-etched.step",
"role": "eda",
"up": "Z",
"units": "mm",
"origin": "footprint origin = pad-pattern centre",
"seat": "z = 0",
"extents_mm": [
6.0,
8.7,
1.75
],
"zmin_mm": -0.0,
"centre_offset_mm": 0.0,
"footprint_binding": "identity",
"sha256": "4a6dc955498ed27dd8513a5769bc5785b110636325447ab6b50943c53964e673",
"checked": "2026-10-07",
"checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
}
]
},
"metadata": {
"specs": {
"Type": "Hex inverter (unbuffered)",
"Logic family": "4000B (CMOS)",
"Gates": "6 inverters",
"Supply voltage": "3 V to 18 V",
"Propagation delay": "30 ns typ at 10 V",
"Operating temperature": "-55 C to 125 C"
}
},
"sections": [
"hero",
"viewers",
"readme",
"breadcrumbs",
"info"
],
"discovery_triggers": [
"hex inverter",
"six inverters",
"NOT gate",
"CMOS oscillator",
"logic inversion"
],
"discovery_pitch": "Six inverters in one package, useful for logic inversion and as unbuffered gain stages in RC and crystal oscillators.",
"author": {
"name": "Ray",
"email": "[email protected]"
},
"dependencies": {},
"hero": {
"type": "image",
"path": "docs/hero.png"
},
"files": [
"page.json",
"README.md",
"cd4069.kicad_sym",
"cd4069.kicad_mod",
"cd4069.glb",
"cd4069.step",
"cd4069.lbr",
"docs/hero.png",
"docs/cd4069-datasheet.pdf",
"viewers/symbol.html",
"viewers/footprint.html",
"cd4069-etched.step"
],
"variants": [
{
"mpn": "CD4069UBE",
"kind": "unknown"
},
{
"mpn": "CD4069UBF",
"kind": "unknown"
},
{
"mpn": "CD4069UBM",
"kind": "unknown"
},
{
"mpn": "CD4069UBMT",
"kind": "unknown"
},
{
"mpn": "CD4069UBNSR",
"kind": "unknown"
},
{
"mpn": "CD4069UBPW",
"kind": "unknown"
},
{
"mpn": "CD4069UBPWR",
"kind": "unknown"
}
]
}