← Commit history

cd4060dmt: factory component page (tier=lcsc)

Ray ·7c0245c60f · ·parent 1be50f1
1 file changed +186−8
page.json+186−8
@@ -1,13 +1,196 @@ {+  "schema_version": 1,+  "type": "component",   "slug": "cd4060dmt",+  "title": "CD4060DMT",+  "brief": "HGSEMI Counters / Dividers, TSSOP-16. Datasheet-verified pinout, KiCad symbol/footprint/3D.",   "version": "0.1.0",-  "type": "component",-  "description": "HGSEMI Counters / Dividers, TSSOP-16. Datasheet-verified pinout, KiCad symbol/footprint/3D.",+  "license": "CC-BY-SA-4.0",   "tags": [     "component",     "logic",     "cd4060dmt"   ],+  "component": {+    "mpn": "CD4060DMT",+    "manufacturer": "HGSEMI",+    "package": "TSSOP-16",+    "pin_count": 16,+    "category": "Logic",+    "subcategory": "Counters / Dividers",+    "datasheet": "https://wmsc.lcsc.com/wmsc/upload/file/pdf/v2/lcsc/2307121101_HGSEMI-CD4060DMT-TR_C7432176.pdf",+    "parts": {+      "symbol": "cd4060dmt.kicad_sym",+      "footprint": "cd4060dmt.kicad_mod",+      "model_3d": "cd4060dmt.glb",+      "model_3d_step": "cd4060dmt.step",+      "lbr": "cd4060dmt.lbr"+    },+    "distributor_links": {},+    "pins": [+      {+        "number": "1",+        "name": "Q12",+        "type": "output",+        "description": "Buffered counter output of stage 12 (divide-by-4096). CMOS output."+      },+      {+        "number": "2",+        "name": "Q13",+        "type": "output",+        "description": "Buffered counter output of stage 13 (divide-by-8192). CMOS output."+      },+      {+        "number": "3",+        "name": "Q14",+        "type": "output",+        "description": "Buffered counter output of stage 14 (divide-by-16384). CMOS output."+      },+      {+        "number": "4",+        "name": "Q6",+        "type": "output",+        "description": "Buffered counter output of stage 6 (divide-by-64). CMOS output."+      },+      {+        "number": "5",+        "name": "Q5",+        "type": "output",+        "description": "Buffered counter output of stage 5 (divide-by-32). CMOS output."+      },+      {+        "number": "6",+        "name": "Q7",+        "type": "output",+        "description": "Buffered counter output of stage 7 (divide-by-128). CMOS output."+      },+      {+        "number": "7",+        "name": "Q4",+        "type": "output",+        "description": "Buffered counter output of stage 4 (divide-by-16). CMOS output."+      },+      {+        "number": "8",+        "name": "VSS",+        "type": "power_in",+        "description": "Negative supply / ground reference (0 V)."+      },+      {+        "number": "9",+        "name": "RS_OUT",+        "type": "output",+        "description": "Oscillator output pin (RS). Connects to the external RC or crystal network that sets the internal oscillator frequency."+      },+      {+        "number": "10",+        "name": "RTC",+        "type": "input",+        "description": "Oscillator input pin. Together with pins 9 and 11 forms the RC/crystal oscillator network for the internal clock."+      },+      {+        "number": "11",+        "name": "CTC",+        "type": "input",+        "description": "External clock input / oscillator tap. Drive with an external clock or connect to the RC/crystal network to set the counter clock."+      },+      {+        "number": "12",+        "name": "MR",+        "type": "input",+        "description": "Master reset (active-high). A high level asynchronously clears all 14 counter stages to zero and disables the oscillator."+      },+      {+        "number": "13",+        "name": "Q9",+        "type": "output",+        "description": "Buffered counter output of stage 9 (divide-by-512). CMOS output."+      },+      {+        "number": "14",+        "name": "Q8",+        "type": "output",+        "description": "Buffered counter output of stage 8 (divide-by-256). CMOS output."+      },+      {+        "number": "15",+        "name": "Q10",+        "type": "output",+        "description": "Buffered counter output of stage 10 (divide-by-1024). CMOS output."+      },+      {+        "number": "16",+        "name": "VDD",+        "type": "power_in",+        "description": "Positive supply voltage. Operating range 3 V to 18 V for the CD4060 CMOS family."+      }+    ],+    "provenance": {+      "extractor": "ds2sf",+      "datasheet": {+        "url": "https://wmsc.lcsc.com/wmsc/upload/file/pdf/v2/lcsc/2307121101_HGSEMI-CD4060DMT-TR_C7432176.pdf",+        "pages": 9,+        "sha256": "8d858f91208650f1",+        "source_tier": "lcsc"+      },+      "cad": "KiCad official (CC-BY-SA 4.0)",+      "pins": {+        "total": 16,+        "described": 16,+        "cites_pages": true,+        "refuses_to_fabricate": true+      }+    },+    "viewers": {+      "symbol": "viewers/symbol.html",+      "footprint": "viewers/footprint.html"+    }+  },+  "metadata": {+    "specs": {+      "Manufacturer": "HGSEMI",+      "Package": "TSSOP-16",+      "Category": "Logic",+      "Pins": "16"+    }+  },+  "variants": [+    {+      "mpn": "CD4060DMT",+      "kind": "packaging"+    },+    {+      "mpn": "CD4060DMTM",+      "kind": "packaging"+    },+    {+      "mpn": "CD4060DMTSMT",+      "kind": "packaging"+    },+    {+      "mpn": "CD4060DMTBE",+      "kind": "packaging"+    },+    {+      "mpn": "CD4060DMTN",+      "kind": "packaging"+    }+  ],+  "sections": [+    "hero",+    "viewers",+    "readme",+    "breadcrumbs",+    "info"+  ],+  "discovery_triggers": [+    "cd4060dmt"+  ],+  "discovery_pitch": "CD4060DMT (HGSEMI) component page with datasheet-verified CAD.",+  "author": {+    "name": "Ray",+    "email": "[email protected]"+  },   "dependencies": {},   "hero": {     "type": "image",@@ -25,10 +208,5 @@     "docs/cd4060dmt-datasheet.pdf",     "viewers/symbol.html",     "viewers/footprint.html"-  ],-  "visibility": "public",-  "author": {-    "name": "Ray",-    "email": "[email protected]"-  }+  ] }\ No newline at end of file