Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

CD4060DMT

HGSEMI · Counters / Dividers · TSSOP-16

CD4060DMT from HGSEMI, in a TSSOP-16. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 Q12 output Buffered counter output of stage 12 (divide-by-4096). CMOS output.
2 Q13 output Buffered counter output of stage 13 (divide-by-8192). CMOS output.
3 Q14 output Buffered counter output of stage 14 (divide-by-16384). CMOS output.
4 Q6 output Buffered counter output of stage 6 (divide-by-64). CMOS output.
5 Q5 output Buffered counter output of stage 5 (divide-by-32). CMOS output.
6 Q7 output Buffered counter output of stage 7 (divide-by-128). CMOS output.
7 Q4 output Buffered counter output of stage 4 (divide-by-16). CMOS output.
8 VSS power_in Negative supply / ground reference (0 V).
9 RS_OUT output Oscillator output pin (RS). Connects to the external RC or crystal network that sets the internal oscillator frequency.
10 RTC input Oscillator input pin. Together with pins 9 and 11 forms the RC/crystal oscillator network for the internal clock.
11 CTC input External clock input / oscillator tap. Drive with an external clock or connect to the RC/crystal network to set the counter clock.
12 MR input Master reset (active-high). A high level asynchronously clears all 14 counter stages to zero and disables the oscillator.
13 Q9 output Buffered counter output of stage 9 (divide-by-512). CMOS output.
14 Q8 output Buffered counter output of stage 8 (divide-by-256). CMOS output.
15 Q10 output Buffered counter output of stage 10 (divide-by-1024). CMOS output.
16 VDD power_in Positive supply voltage. Operating range 3 V to 18 V for the CD4060 CMOS family.

Key specifications

Parameter Value
Manufacturer HGSEMI
Package TSSOP-16
Category Logic
Pins 16

Ordering variants

Same part, different packaging or reel option.

  • CD4060DMT
  • CD4060DMTM
  • CD4060DMTSMT
  • CD4060DMTBE
  • CD4060DMTN

CAD (KiCad official)

  • Symbol: CD4060DMT
  • Footprint: Package_SO:TSSOP-16_4.4x5mm_P0.65mm
  • 3D model: TSSOP-16 (KiCad packages3D, STEP)
  • 3D model files: cd4060dmt-etched.step / cd4060dmt-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); cd4060dmt.step / cd4060dmt.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: HGSEMI datasheet (9 pp, sha256 8d858f91208650f1, retrieved 2026-08-17, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF