main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 5d ago
viewers cd4060bm96: viewers · Ray 5d ago
cd4060bm96-etched.glb Publish 0.1.0 · Ray 5d ago
cd4060bm96-etched.step cd4060bm96: factory component page (tier=mfr) · Ray 5d ago
cd4060bm96-hero.glb cd4060bm96: hero GLB from the etched model (keeps the MPN mark) · Ray 5d ago
cd4060bm96-hero.overlay.json Publish 0.1.0 · Ray 5d ago
cd4060bm96.glb Publish 0.1.0 · Ray 5d ago
cd4060bm96.kicad_mod Publish 0.1.0 · Ray 5d ago
cd4060bm96.kicad_sym Publish 0.1.0 · Ray 5d ago
cd4060bm96.lbr Publish 0.1.0 · Ray 5d ago
cd4060bm96.step Publish 0.1.0 · Ray 5d ago
package.json Publish 0.1.0 · Ray 5d ago
page.json Set visibility: public · Ray 5d ago
README.md Publish 0.1.0 · Ray 5d ago

CD4060BM96

Texas Instruments · Counters, Dividers · SOIC-16

CD4060BM96 from Texas Instruments, in a SOIC-16. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 Q12 output Buffered counter stage 12 output.
2 Q13 output Buffered counter stage 13 output.
3 Q14 output Buffered counter stage 14 output (last ripple-carry stage).
4 Q6 output Buffered counter stage 6 output.
5 Q5 output Buffered counter stage 5 output.
6 Q7 output Buffered counter stage 7 output.
7 Q4 output Buffered counter stage 4 output.
8 VSS power_in Ground / negative supply terminal; VDD is referenced to VSS.
9 φO output Oscillator output terminal used for RC or crystal oscillator configuration; counter advances on negative transition of φI (and φO).
10 φ̄O output Inverted oscillator output terminal used for RC or crystal oscillator configuration.
11 φI input Schmitt-trigger input-pulse line (oscillator input) that advances the counter on each negative transition, allowing unlimited rise and fall times.
12 RESET input Common reset input; a high level resets the counter to all-0s state and disables the oscillator.
13 Q9 output Buffered counter stage 9 output.
14 Q8 output Buffered counter stage 8 output.
15 Q10 output Buffered counter stage 10 output.
16 VDD power_in Positive supply; recommended 3 V to 18 V, absolute maximum -0.5 V to +20 V referenced to VSS.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOIC-16
Category Logic
Pins 16

CAD (KiCad official)

  • Symbol: CD4060BM96
  • Footprint: Package_SO:SOIC-16_3.9x9.9mm_P1.27mm
  • 3D model: SOIC-16 (KiCad packages3D, STEP)
  • 3D model files: cd4060bm96-etched.step / cd4060bm96-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); cd4060bm96.step / cd4060bm96.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (27 pp, sha256 bcf1a98b94513dc0, retrieved 2026-10-18, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text+vision), consensus claude-opus-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF