main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray
viewers cd4051bm96: viewers · Ray
cd4051bm96-etched.glb Publish 0.1.0 · Ray
cd4051bm96-etched.step cd4051bm96: factory component page (tier=mfr) · Ray
cd4051bm96-hero.glb cd4051bm96: hero GLB from the etched model (keeps the MPN mark) · Ray
cd4051bm96-hero.overlay.json Publish 0.1.0 · Ray
cd4051bm96.glb Publish 0.1.0 · Ray
cd4051bm96.kicad_mod Publish 0.1.0 · Ray
cd4051bm96.kicad_sym Publish 0.1.0 · Ray
cd4051bm96.lbr Publish 0.1.0 · Ray
cd4051bm96.step Publish 0.1.0 · Ray
package.json Publish 0.1.0 · Ray
page.json Set visibility: public · Ray
README.md Publish 0.1.0 · Ray

CD4051BM96

Texas Instruments · Analog Switches, Multiplexers · SOIC-16-150mil

CD4051BM96 from Texas Instruments, in a SOIC-16-150mil. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 CH 4 bidirectional Channel 4 analog input/output; the channel is bidirectional.
2 CH 6 bidirectional Channel 6 analog input/output; the channel is bidirectional.
3 COM bidirectional Common analog output/input of the multiplexer, connected to the selected channel.
4 CH 7 bidirectional Channel 7 analog input/output; the channel is bidirectional.
5 CH 5 bidirectional Channel 5 analog input/output; the channel is bidirectional.
6 INH input Inhibit input that disables all channels; see Table 7-1 of the datasheet for the logic table.
7 VEE power_in Negative power supply input; supports dual supply operation from ±3V to ±10V per the datasheet.
8 VSS power_in Ground reference terminal for the device.
9 C input Channel select C input, which selects the active channel together with A and B per Table 7-1.
10 B input Channel select B input, which selects the active channel together with A and C per Table 7-1.
11 A input Channel select A input, which selects the active channel together with B and C per Table 7-1.
12 CH 3 bidirectional Channel 3 analog input/output; the channel is bidirectional.
13 CH 0 bidirectional Channel 0 analog input/output; the channel is bidirectional.
14 CH 1 bidirectional Channel 1 analog input/output; the channel is bidirectional.
15 CH 2 bidirectional Channel 2 analog input/output; the channel is bidirectional.
16 VDD power_in Positive power supply input; single supply range is 3V to 20V per the datasheet.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOIC-16-150mil
Category Interface
Pins 16

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Quiescent Device Current IDD 60 µA printed 0V 0V 5V; TEMP -55°C 6
Quiescent Device Current IDD 17 60 µA printed 0V 0V 5V; TEMP 25°C 6
Quiescent Device Current IDD 150 µA printed 0V 0V 5V; TEMP 85°C 6
Quiescent Device Current IDD 18 60 µA printed 0V 0V 10V; TEMP 25°C 6
Quiescent Device Current IDD 300 µA printed 0V 0V 10V; TEMP 85°C 6
Quiescent Device Current IDD 600 µA printed 0V 0V 15V; TEMP 85°C 6
Quiescent Device Current IDD 100 µA printed 0V 0V 20V; TEMP -55°C 6
Quiescent Device Current IDD 18 100 µA printed 0V 0V 20V; TEMP 25°C 6
Quiescent Device Current IDD 3000 µA printed 0V 0V 20V; TEMP 85°C 6
Drain to Source ON Resistance rON 800 Ω 0 ≤ VIS ≤ VDD; printed 0V 0V 5V; TEMP -55°C 6
Drain to Source ON Resistance rON 850 Ω 0 ≤ VIS ≤ VDD; printed 0V 0V 5V; TEMP -40°C 6
Drain to Source ON Resistance rON 470 1050 Ω 0 ≤ VIS ≤ VDD; printed 0V 0V 5V; TEMP 25°C 6
Drain to Source ON Resistance rON 1200 Ω 0 ≤ VIS ≤ VDD; printed 0V 0V 5V; TEMP 85°C 6
Drain to Source ON Resistance rON 1300 Ω 0 ≤ VIS ≤ VDD; printed 0V 0V 5V; TEMP 125°C 6
Drain to Source ON Resistance rON 310 Ω 0 ≤ VIS ≤ VDD; printed 0V 0V 10V; TEMP -55°C 6
Drain to Source ON Resistance rON 300 Ω 0 ≤ VIS ≤ VDD; printed 0V 0V 10V; TEMP -40°C 6
Drain to Source ON Resistance rON 180 400 Ω 0 ≤ VIS ≤ VDD; printed 0V 0V 10V; TEMP 25°C 6
Drain to Source ON Resistance rON 520 Ω 0 ≤ VIS ≤ VDD; printed 0V 0V 10V; TEMP 85°C 6
Drain to Source ON Resistance rON 550 Ω 0 ≤ VIS ≤ VDD; printed 0V 0V 10V; TEMP 125°C 6
Drain to Source ON Resistance rON 200 Ω 0 ≤ VIS ≤ VDD; printed 0V 0V 15V; TEMP -55°C 6
Drain to Source ON Resistance rON 210 Ω 0 ≤ VIS ≤ VDD; printed 0V 0V 15V; TEMP -40°C 6
Drain to Source ON Resistance rON 125 240 Ω 0 ≤ VIS ≤ VDD; printed 0V 0V 15V; TEMP 25°C 6
Change in ON Resistance (Between Any Two Channels) ΔRON 15 Ω printed 0V 0V 5V; TEMP 25°C 6
Change in ON Resistance (Between Any Two Channels) ΔRON 10 Ω printed 0V 0V 10V; no temperature printed 6
Change in ON Resistance (Between Any Two Channels) ΔRON 5 Ω printed 0V 0V 15V; no temperature printed 6
OFF Channel Leakage Current (Any Channel OFF or ALL Channels OFF) -100 100 nA printed 0V 0V 18V; TEMP -55°C 7
OFF Channel Leakage Current (Any Channel OFF or ALL Channels OFF) -100 0.3 100 nA printed 0V 0V 18V; TEMP 25°C 7
OFF Channel Leakage Current (Any Channel OFF or ALL Channels OFF) -1000 1000 nA printed 0V 0V 18V; TEMP 85°C; footnote (2) minimum feasible leakage measurement 7
ON Channel Leakage Current (Any Channel ON or ALL Channels ON) -300 300 nA VIS 5 or 0, VEE -5V, VSS 0V, VDD 10.5V; 85°C 7
Control Input Low Voltage VIL 0.8 V VDD 5V; TEMP 25°C 7
Control Input High Voltage VIH 3.5 V VDD 5V; TEMP 25°C 8
Control Input High Voltage VIH 7 V VDD 10V; TEMP 25°C 8
Control Input High Voltage VIH 11 V VDD 15V; TEMP 25°C 8
Input Current IIN -1 0.6 1 µA VIN = 0, 18; VDD 18V; TEMP 25°C 8
Input Capacitance (any address or inhibit input) CIN 5 7.5 pF VIS -5V, VEE 0V, VSS 0V, VDD 5V; TEMP 25°C 8
Supply Voltage V+ to V-, voltages referenced to VSS terminal -0.5 20 V 5
DC Input Voltage -0.5 V printed upper limit VDD+0.5 V (not numeric) 5
DC Input Current, any one input -10 10 mA any one input 5
Maximum junction temperature, plastic package TJMAX2 150 °C plastic package 5
Storage temperature Tstg -65 150 °C 5
Temperature Range (operating free-air) -55 125 °C 5
Junction-to-ambient thermal resistance RθJA 73 °C/W M (SOIC) 16 pins 5

CAD (KiCad official)

  • Symbol: CD4051BM96
  • Footprint: Package_SO:SOIC-16_3.9x9.9mm_P1.27mm
  • 3D model: SOIC-16-150mil (KiCad packages3D, STEP)
  • 3D model files: cd4051bm96-etched.step / cd4051bm96-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); cd4051bm96.step / cd4051bm96.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (39 pp, sha256 4c95679dd28077e2, retrieved 2026-10-29, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF