Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

CD4041UBPWR

Texas Instruments · Buffers, Drivers, Receivers, Transceivers · TSSOP-14

CD4041UBPWR from Texas Instruments, in a TSSOP-14. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 E output True (non-inverted) output of buffer A (E=A), with balanced source and sink current drive.
2 F output Complement (inverted) output of buffer A (F=Ā), with balanced source and sink current drive.
3 A input Input of buffer A, protected by CMOS input protection network; maximum input current 1 µA at 18 V over temperature.
4 G output True (non-inverted) output of buffer B (G=B), with balanced source and sink current drive.
5 H output Complement (inverted) output of buffer B (H=B̄), with balanced source and sink current drive.
6 B input Input of buffer B, protected by CMOS input protection network; input voltage range -0.5 V to VDD+0.5 V.
7 VSS power_in Ground / negative supply terminal; all voltages are referenced to VSS.
8 K output True (non-inverted) output of buffer C (K=C), with balanced source and sink current drive.
9 L output Complement (inverted) output of buffer C (L=C̄), with balanced source and sink current drive.
10 C input Input of buffer C, protected by CMOS input protection network; input voltage range -0.5 V to VDD+0.5 V.
11 M output True (non-inverted) output of buffer D (M=D), with balanced source and sink current drive.
12 N output Complement (inverted) output of buffer D (N=D̄), with balanced source and sink current drive.
13 D input Input of buffer D, protected by CMOS input protection network; input voltage range -0.5 V to VDD+0.5 V.
14 VDD power_in Positive supply; recommended range 3 V to 18 V, absolute maximum -0.5 V to +20 V referenced to VSS.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package TSSOP-14
Category Logic
Pins 14

CAD (KiCad official)

  • Symbol: CD4041UBPWR
  • Footprint: Package_SO:TSSOP-14_4.4x5mm_P0.65mm
  • 3D model: TSSOP-14 (KiCad packages3D, STEP)
  • 3D model files: cd4041ubpwr-etched.step / cd4041ubpwr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); cd4041ubpwr.step / cd4041ubpwr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (19 pp, sha256 b2a329de44e92fc2, retrieved 2026-10-11, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text+vision), consensus claude-opus-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF