Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

CD4041UBM96

Texas Instruments · Buffers, Drivers, Receivers, Transceivers · SOIC-14

CD4041UBM96 from Texas Instruments, in a SOIC-14. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 E output True buffer output E, equal to input A (E=A), part of a quad true/complement buffer with balanced sink and source current capability.
2 F output Complement buffer output F, equal to the inverse of input A (F=Ā), with equalized delay to the true output.
3 A input Buffer input A, CMOS input protected, with input voltage range −0.5V to VDD+0.5V and maximum input current of 1 µA at 18 V.
4 G output True buffer output G, equal to input B (G=B), part of a quad true/complement buffer with balanced sink and source current capability.
5 H output Complement buffer output H, equal to the inverse of input B (H=B̄), with equalized delay to the true output.
6 B input Buffer input B, CMOS input protected, with input voltage range −0.5V to VDD+0.5V and maximum input current of 1 µA at 18 V.
7 VSS power_in Negative supply / ground reference terminal; DC supply voltage VDD is referenced to this terminal, with a rated range of −0.5V to +20V.
8 K output True buffer output K, equal to input C (K=C), part of a quad true/complement buffer with balanced sink and source current capability.
9 L output Complement buffer output L, equal to the inverse of input C (L=C̄), with equalized delay to the true output.
10 C input Buffer input C, CMOS input protected, with input voltage range −0.5V to VDD+0.5V and maximum input current of 1 µA at 18 V.
11 M output True buffer output M, equal to input D (M=D), part of a quad true/complement buffer with balanced sink and source current capability.
12 N output Complement buffer output N, equal to the inverse of input D (N=D̄), with equalized delay to the true output.
13 D input Buffer input D, CMOS input protected, with input voltage range −0.5V to VDD+0.5V and maximum input current of 1 µA at 18 V.
14 VDD power_in Positive supply voltage terminal; rated DC supply-voltage range is −0.5V to +20V referenced to VSS, with recommended operating range of 3V to 18V.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOIC-14
Category Logic
Pins 14

CAD (KiCad official)

  • Symbol: CD4041UBM96
  • Footprint: Package_SO:SOIC-14_3.9x8.7mm_P1.27mm
  • 3D model: SOIC-14 (KiCad packages3D, STEP)
  • 3D model files: cd4041ubm96-etched.step / cd4041ubm96-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); cd4041ubm96.step / cd4041ubm96.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (19 pp, sha256 b2a329de44e92fc2, retrieved 2026-09-29, tier: lcsc)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF