Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

CD4028BPW

Texas Instruments · Signal Switches, Multiplexers, Decoders · TSSOP-16

CD4028BPW from Texas Instruments, in a TSSOP-16. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 4 output Buffered decoded output 4, goes high when the BCD input code selects 4.
2 2 output Buffered decoded output 2, goes high when the BCD input code selects 2.
3 0 output Buffered decoded output 0, goes high when the BCD input code selects 0.
4 7 output Buffered decoded output 7, goes high when the input code selects 7.
5 9 output Buffered decoded output 9, goes high when the BCD input code selects 9.
6 5 output Buffered decoded output 5, goes high when the BCD input code selects 5.
7 6 output Buffered decoded output 6, goes high when the BCD input code selects 6.
8 VSS power_in Negative supply (ground) terminal; supply voltages are referenced to VSS.
9 8 output Buffered decoded output 8, goes high when the BCD input code selects 8.
10 A input BCD input A (least significant bit), CMOS-protected, input voltage range -0.5 V to VDD+0.5 V.
11 D input BCD input D (most significant bit); for 3-bit binary-to-octal decoding D must be 0.
12 C input BCD/binary input C, CMOS-protected, input voltage range -0.5 V to VDD+0.5 V.
13 B input BCD/binary input B, CMOS-protected, input voltage range -0.5 V to VDD+0.5 V.
14 1 output Buffered decoded output 1, goes high when the BCD input code selects 1.
15 3 output Buffered decoded output 3, goes high when the BCD input code selects 3.
16 VDD power_in Positive supply voltage, recommended 3 V to 18 V, absolute maximum -0.5 V to +20 V referenced to VSS.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package TSSOP-16
Category Logic
Pins 16

CAD (KiCad official)

  • Symbol: CD4028BPW
  • Footprint: Package_SO:TSSOP-16_4.4x5mm_P0.65mm
  • 3D model: TSSOP-16 (KiCad packages3D, STEP)
  • 3D model files: cd4028bpw-etched.step / cd4028bpw-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); cd4028bpw.step / cd4028bpw.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (19 pp, sha256 79754cf344b09f29, retrieved 2026-10-01, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text+vision), consensus claude-opus-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF