main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 2d ago
viewers cd4028be: viewers · Ray 2d ago
cd4028be-etched.glb cd4028be: factory component page (tier=lcsc) · Ray 2d ago
cd4028be-etched.step cd4028be: factory component page (tier=lcsc) · Ray 2d ago
cd4028be-hero.glb cd4028be: hero GLB from the etched model (keeps the MPN mark) · Ray 1d ago
cd4028be-hero.overlay.json Publish 0.1.0 · Ray 2d ago
cd4028be.glb Publish 0.1.0 · Ray 2d ago
cd4028be.kicad_mod Publish 0.1.0 · Ray 2d ago
cd4028be.kicad_sym Publish 0.1.0 · Ray 2d ago
cd4028be.lbr Publish 0.1.0 · Ray 2d ago
cd4028be.step Publish 0.1.0 · Ray 2d ago
package.json Publish 0.1.0 · Ray 2d ago
page.json Set visibility: public · Ray 2d ago
README.md Initial commit: component/cd4028be · Ray 2d ago

CD4028BE

Texas Instruments · Signal Switches, Multiplexers, Decoders · DIP-16

CD4028BE from Texas Instruments, in a DIP-16. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 4 output Buffered decoded output 4, goes high when the BCD input code equals 4.
2 2 output Buffered decoded output 2, goes high when the BCD input code equals 2.
3 0 output Buffered decoded output 0, goes high when the BCD input code equals 0.
4 7 output Buffered decoded output 7, goes high when the BCD input code equals 7.
5 9 output Buffered decoded output 9, goes high when the BCD input code equals 9 (low in octal mode).
6 5 output Buffered decoded output 5, goes high when the BCD input code equals 5.
7 6 output Buffered decoded output 6, goes high when the BCD input code equals 6.
8 VSS power_in Ground supply terminal (VSS), 0 V reference for VDD of 3 V to 18 V.
9 8 output Buffered decoded output 8, goes high when the BCD input code equals 8 (low in octal mode).
10 A input BCD input A (least significant bit), CMOS-protected input limited to -0.5 V to VDD+0.5 V.
11 D input BCD input D (most significant bit); D = 0 selects binary-to-octal decoding on A to C.
12 C input BCD input C, CMOS-protected input limited to -0.5 V to VDD+0.5 V.
13 B input BCD input B, CMOS-protected input limited to -0.5 V to VDD+0.5 V.
14 1 output Buffered decoded output 1, goes high when the BCD input code equals 1.
15 3 output Buffered decoded output 3, goes high when the BCD input code equals 3.
16 VDD power_in Positive supply voltage, recommended 3 V to 18 V, absolute maximum -0.5 V to +20 V.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package DIP-16
Category Logic
Pins 16

CAD (KiCad official)

  • Symbol: CD4028BE
  • Footprint: Package_DIP:DIP-16_W7.62mm
  • 3D model: DIP-16 (KiCad packages3D, STEP)
  • 3D model files: cd4028be-etched.step / cd4028be-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); cd4028be.step / cd4028be.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (19 pp, sha256 79754cf344b09f29, retrieved 2026-10-08, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text+vision), consensus claude-opus-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF