component

CD4025BM

Public Made by Adom

by adom

lingxingic Logic Gates, SOP-14. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentlogiccd4025bmfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity

3D Model

Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

Datasheet

Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

CD4025BM

lingxingic · Logic Gates · SOP-14

CD4025BM from lingxingic, in a SOP-14. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 2A input Data input 2A of NOR gate 2; absolute input voltage range is -0.5 V to VDD+0.5 V, and unused inputs must be connected to VDD, VSS, or another input.
2 2B input Data input 2B of NOR gate 2; absolute input voltage range is -0.5 V to VDD+0.5 V, and unused inputs must be connected to VDD, VSS, or another input.
3 1A input Data input 1A of NOR gate 1; absolute input voltage range is -0.5 V to VDD+0.5 V, and unused inputs must be connected to VDD, VSS, or another input.
4 1B input Data input 1B of NOR gate 1; absolute input voltage range is -0.5 V to VDD+0.5 V, and unused inputs must be connected to VDD, VSS, or another input.
5 1C input Data input 1C of NOR gate 1; absolute input voltage range is -0.5 V to VDD+0.5 V, and unused inputs must be connected to VDD, VSS, or another input.
6 1Y output Data output of NOR gate 1; it is HIGH only when inputs 1A, 1B and 1C are all LOW, and LOW otherwise.
7 VSS power_in Ground (0 V) reference for all voltages in the device.
8 2C input Data input 2C of NOR gate 2; absolute input voltage range is -0.5 V to VDD+0.5 V, and unused inputs must be connected to VDD, VSS, or another input.
9 2Y output Data output of NOR gate 2; it is HIGH only when inputs 2A, 2B and 2C are all LOW, and LOW otherwise.
10 3Y output Data output of NOR gate 3; it is HIGH only when inputs 3A, 3B and 3C are all LOW, and LOW otherwise.
11 3A input Data input 3A of NOR gate 3; absolute input voltage range is -0.5 V to VDD+0.5 V, and unused inputs must be connected to VDD, VSS, or another input.
12 3B input Data input 3B of NOR gate 3; absolute input voltage range is -0.5 V to VDD+0.5 V, and unused inputs must be connected to VDD, VSS, or another input.
13 3C input Data input 3C of NOR gate 3; absolute input voltage range is -0.5 V to VDD+0.5 V, and unused inputs must be connected to VDD, VSS, or another input.
14 VDD power_in Supply voltage; recommended operating range is 3 V to 15 V referenced to VSS, with an absolute maximum of 18 V.

Key specifications

Parameter Value
Manufacturer lingxingic
Package SOP-14
Category Logic
Pins 14

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
supply voltage VDD -0.5 18 V 5
DC input current IIK -10 10 mA any one input 5
input voltage VI -0.5 V all inputs 5
storage temperature Tstg -65 150 ℃ 5
total power dissipation Ptot 500 mW 5
device dissipation P 100 mW per output transistor 5
supply voltage VDD 3 15 V 6
ambient temperature Tamb -40 125 ℃ in free air 6
propagation delay time tPHL, tPLH 125 250 ns VDD=5V; see Figure 4 7
propagation delay time tPHL, tPLH 60 120 ns VDD=10V; see Figure 4 7
propagation delay time tPHL, tPLH 45 90 ns VDD=15V; see Figure 4 7
transition time tTHL, tTLH 100 200 ns VDD=5V; see Figure 4 7
transition time tTHL, tTLH 50 100 ns VDD=10V; see Figure 4 7
transition time tTHL, tTLH 40 80 ns VDD=15V; see Figure 4 7
input capacitance CI 5 7.5 pF any input 7
supply current IDD 1 uA Tamb=25℃; VIN=0,5 V; VDD=5 V 6
LOW-level output current IOL 0.51 1 mA Tamb=25℃; VO=0.4 V; VIN=0,5 V; VDD=5 V 6
LOW-level output current IOL 1.3 2.6 mA Tamb=25℃; VO=0.5 V; VIN=0,10 V; VDD=10 V 6
LOW-level output current IOL 3.4 6.8 mA Tamb=25℃; VO=1.5 V; VIN=0,15 V; VDD=15 V 6
HIGH-level output current IOH -0.51 -1 mA Tamb=25℃; VO=4.6 V; VIN=0,5 V; VDD=5 V 6
HIGH-level output current IOH -1.6 -3.2 mA Tamb=25℃; VO=2.5 V; VIN=0,5 V; VDD=5 V 6
HIGH-level output current IOH -1.3 -2.6 mA Tamb=25℃; VO=9.5 V; VIN=0,10 V; VDD=10 V 6
HIGH-level output current IOH -3.4 -6.8 mA Tamb=25℃; VO=13.5 V; VIN=0,15 V; VDD=15 V 6
LOW-level output voltage VOL 0 0.05 V Tamb=25℃; VIN=0,5 V; VDD=5 V 6
HIGH-level output voltage VOH 4.95 5 V Tamb=25℃; VIN=0,5 V; VDD=5 V 6
HIGH-level output voltage VOH 9.95 10 V Tamb=25℃; VIN=0,10 V; VDD=10 V 6
HIGH-level output voltage VOH 14.95 15 V Tamb=25℃; VIN=0,15 V; VDD=15 V 6
LOW-level input voltage VIL 1.5 V Tamb=25℃; VO=0.5, 4.5 V; VDD=5 V 6
LOW-level input voltage VIL 3 V Tamb=25℃; VO=1, 9 V; VDD=10 V 6
LOW-level input voltage VIL 4 V Tamb=25℃; VO=1.5, 13.5 V; VDD=15 V 6
HIGH-level input voltage VIH 3.5 V Tamb=25℃; VO=0.5 V; VDD=5 V 6
HIGH-level input voltage VIH 7 V Tamb=25℃; VO=1 V; VDD=10 V 6
HIGH-level input voltage VIH 11 V Tamb=25℃; VO=1.5 V; VDD=15 V 6
input leakage current II -1 1 uA Tamb=25℃; VIN=0,15 V; VDD=15 V 6
supply current IDD 7.5 uA Tamb=+125℃; VIN=0,5 V; VDD=5 V 7
supply current IDD 15 uA Tamb=+125℃; VIN=0,10 V; VDD=10 V 7
supply current IDD 30 uA Tamb=+125℃; VIN=0,15 V; VDD=15 V 7
LOW-level output current IOL 0.36 mA Tamb=+125℃; VO=0.4 V; VIN=0,5 V; VDD=5 V 7
LOW-level output current IOL 0.9 mA Tamb=+125℃; VO=0.5 V; VIN=0,10 V; VDD=10 V 7
LOW-level output current IOL 2.4 mA Tamb=+125℃; VO=1.5 V; VIN=0,15 V; VDD=15 V 7
HIGH-level output current IOH -0.36 mA Tamb=+125℃; VO=4.6 V; VIN=0,5 V; VDD=5 V 7
HIGH-level output current IOH -1.15 mA Tamb=+125℃; VO=2.5 V; VIN=0,5 V; VDD=5 V 7
HIGH-level output current IOH -0.9 mA Tamb=+125℃; VO=9.5 V; VIN=0,10 V; VDD=10 V 7
HIGH-level output current IOH -2.4 mA Tamb=+125℃; VO=13.5 V; VIN=0,15 V; VDD=15 V 7
LOW-level output voltage VOL 0.05 V Tamb=+125℃; VIN=0,5 V; VDD=5 V 7
HIGH-level output voltage VOH 4.95 V Tamb=+125℃; VIN=0,5 V; VDD=5 V 7
HIGH-level output voltage VOH 9.95 V Tamb=+125℃; VIN=0,10 V; VDD=10 V 7
HIGH-level output voltage VOH 14.95 V Tamb=+125℃; VIN=0,15 V; VDD=15 V 7
LOW-level input voltage VIL 1.5 V Tamb=+125℃; VO=0.5, 4.5 V; VDD=5 V 7
LOW-level input voltage VIL 3 V Tamb=+125℃; VO=1, 9 V; VDD=10 V 7
LOW-level input voltage VIL 4 V Tamb=+125℃; VO=1.5, 13.5 V; VDD=15 V 7
HIGH-level input voltage VIH 3.5 V Tamb=+125℃; VO=0.5 V; VDD=5 V 7
HIGH-level input voltage VIH 7 V Tamb=+125℃; VO=1 V; VDD=10 V 7
HIGH-level input voltage VIH 11 V Tamb=+125℃; VO=1.5 V; VDD=15 V 7

CAD (KiCad official)

  • Symbol: CD4025BM
  • Footprint: Package_SO:SOIC-14_3.9x8.7mm_P1.27mm
  • 3D model: SOP-14 (KiCad packages3D, STEP)
  • 3D model files: cd4025bm-etched.step / cd4025bm-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); cd4025bm.step / cd4025bm.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: lingxingic datasheet (12 pp, sha256 abe95848a4f48db8, retrieved 2026-10-18, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF