← Commit history

cd4024bm96: factory component page (tier=lcsc)

Ray ·b7e0674624 · ·parent 9ecaacd
1 file changed +190−8
page.json+190−8
@@ -1,13 +1,200 @@ {+  "schema_version": 1,+  "type": "component",   "slug": "cd4024bm96",+  "title": "CD4024BM96",+  "brief": "Texas Instruments Counters, Dividers, SOIC-14. Datasheet-verified pinout, KiCad symbol/footprint/3D.",   "version": "0.1.0",-  "type": "component",-  "description": "Texas Instruments Counters, Dividers, SOIC-14. Datasheet-verified pinout, KiCad symbol/footprint/3D.",+  "license": "CC-BY-SA-4.0",   "tags": [     "component",     "logic",     "cd4024bm96"   ],+  "component": {+    "mpn": "CD4024BM96",+    "manufacturer": "Texas Instruments",+    "package": "SOIC-14",+    "pin_count": 14,+    "category": "Logic",+    "subcategory": "Counters, Dividers",+    "datasheet": "https://www.ti.com/cn/lit/gpn/cd4024b",+    "parts": {+      "symbol": "cd4024bm96.kicad_sym",+      "footprint": "cd4024bm96.kicad_mod",+      "model_3d": "cd4024bm96.glb",+      "model_3d_step": "cd4024bm96.step",+      "lbr": "cd4024bm96.lbr"+    },+    "distributor_links": {},+    "pins": [+      {+        "number": "1",+        "name": "\u03c6",+        "type": "input",+        "description": "Input pulse (clock). Counter advances one count on the negative (falling) transition of each input pulse. Schmitt-trigger input permits unlimited rise/fall times."+      },+      {+        "number": "2",+        "name": "RESET",+        "type": "input",+        "description": "Active-high asynchronous common reset. A high level on RESET clears all seven counter stages (Q1-Q7) to zero."+      },+      {+        "number": "3",+        "name": "Q7",+        "type": "output",+        "description": "Buffered output of the 7th (final) counter stage. Divides the input clock by 128."+      },+      {+        "number": "4",+        "name": "Q6",+        "type": "output",+        "description": "Buffered output of the 6th counter stage. Divides the input clock by 64."+      },+      {+        "number": "5",+        "name": "Q5",+        "type": "output",+        "description": "Buffered output of the 5th counter stage. Divides the input clock by 32."+      },+      {+        "number": "6",+        "name": "Q4",+        "type": "output",+        "description": "Buffered output of the 4th counter stage. Divides the input clock by 16."+      },+      {+        "number": "7",+        "name": "VSS",+        "type": "power_in",+        "description": "Negative supply / ground reference. Typically tied to 0 V."+      },+      {+        "number": "8",+        "name": "NC",+        "type": "unconnected",+        "description": "No internal connection. Marked NC in the CD4024B terminal-assignment diagram (NC = 8, 10, 13)."+      },+      {+        "number": "9",+        "name": "Q3",+        "type": "output",+        "description": "Buffered output of the 3rd counter stage. Divides the input clock by 8."+      },+      {+        "number": "10",+        "name": "NC",+        "type": "unconnected",+        "description": "No internal connection. Marked NC in the CD4024B terminal-assignment diagram (NC = 8, 10, 13)."+      },+      {+        "number": "11",+        "name": "Q2",+        "type": "output",+        "description": "Buffered output of the 2nd counter stage. Divides the input clock by 4."+      },+      {+        "number": "12",+        "name": "Q1",+        "type": "output",+        "description": "Buffered output of the 1st counter stage. Divides the input clock by 2."+      },+      {+        "number": "13",+        "name": "NC",+        "type": "unconnected",+        "description": "No internal connection. Marked NC in the CD4024B terminal-assignment diagram (NC = 8, 10, 13)."+      },+      {+        "number": "14",+        "name": "VDD",+        "type": "power_in",+        "description": "Positive supply. Rated 3 V to 18 V (absolute max -0.5 V to +20 V). B-series parametrics specified at 5 V, 10 V, and 15 V."+      }+    ],+    "provenance": {+      "extractor": "ds2sf",+      "datasheet": {+        "url": "https://www.ti.com/cn/lit/gpn/cd4024b",+        "pages": 30,+        "sha256": "6c727e4dd1c8af65",+        "source_tier": "lcsc"+      },+      "cad": "KiCad official (CC-BY-SA 4.0)",+      "pins": {+        "total": 14,+        "described": 14,+        "cites_pages": true,+        "refuses_to_fabricate": true+      }+    },+    "viewers": {+      "symbol": "viewers/symbol.html",+      "footprint": "viewers/footprint.html"+    }+  },+  "metadata": {+    "specs": {+      "Manufacturer": "Texas Instruments",+      "Package": "SOIC-14",+      "Category": "Logic",+      "Pins": "14"+    }+  },+  "variants": [+    {+      "mpn": "CD4024BM96",+      "kind": "packaging"+    },+    {+      "mpn": "CD4024BM96M",+      "kind": "packaging"+    },+    {+      "mpn": "CD4024BM96MT",+      "kind": "packaging"+    },+    {+      "mpn": "CD4024BM96E",+      "kind": "packaging"+    },+    {+      "mpn": "CD4024BM96F",+      "kind": "packaging"+    },+    {+      "mpn": "CD4024BM96F3A",+      "kind": "packaging"+    },+    {+      "mpn": "CD4024BM96NSR",+      "kind": "packaging"+    },+    {+      "mpn": "CD4024BM96PW",+      "kind": "packaging"+    },+    {+      "mpn": "CD4024BM96PWR",+      "kind": "packaging"+    }+  ],+  "sections": [+    "hero",+    "viewers",+    "readme",+    "breadcrumbs",+    "info"+  ],+  "discovery_triggers": [+    "cd4024bm96"+  ],+  "discovery_pitch": "CD4024BM96 (Texas Instruments) component page with datasheet-verified CAD.",+  "author": {+    "name": "Ray",+    "email": "[email protected]"+  },   "dependencies": {},   "hero": {     "type": "image",@@ -25,10 +212,5 @@     "docs/cd4024bm96-datasheet.pdf",     "viewers/symbol.html",     "viewers/footprint.html"-  ],-  "visibility": "public",-  "author": {-    "name": "Ray",-    "email": "[email protected]"-  }+  ] }\ No newline at end of file