component

CD4023BE

Public Made by Adom

by adom

HGSEMI Logic Gates, DIP-14. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentlogiccd4023befactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity

3D Model

Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

Datasheet

Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

CD4023BE

HGSEMI · Logic Gates · DIP-14

CD4023BE from HGSEMI, in a DIP-14. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 2A input Data input A of NAND gate 2; unused inputs must be connected to VDD, GND, or another input.
2 2B input Data input B of NAND gate 2; unused inputs must be connected to VDD, GND, or another input.
3 1A input Data input A of NAND gate 1; unused inputs must be connected to VDD, GND, or another input.
4 1B input Data input B of NAND gate 1; unused inputs must be connected to VDD, GND, or another input.
5 1C input Data input C of NAND gate 1; unused inputs must be connected to VDD, GND, or another input.
6 1Y output Buffered NAND output of gate 1, which is LOW only when all of 1A, 1B and 1C are HIGH.
7 GND power_in Ground (0 V) reference for all voltages on the device.
8 2C input Data input C of NAND gate 2; unused inputs must be connected to VDD, GND, or another input.
9 2Y output Buffered NAND output of gate 2, which is LOW only when all of 2A, 2B and 2C are HIGH.
10 3Y output Buffered NAND output of gate 3, which is LOW only when all of 3A, 3B and 3C are HIGH.
11 3C input Data input C of NAND gate 3; unused inputs must be connected to VDD, GND, or another input.
12 3B input Data input B of NAND gate 3; unused inputs must be connected to VDD, GND, or another input.
13 3A input Data input A of NAND gate 3; unused inputs must be connected to VDD, GND, or another input.
14 VDD power_in Supply voltage, recommended range 3 V to 15 V referenced to GND; absolute maximum 18 V.

Key specifications

Parameter Value
Manufacturer HGSEMI
Package DIP-14
Category Logic
Pins 14

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
supply voltage VDD -0.5 18 V 3
DC input current IIK -10 10 mA any one input 3
input voltage VI -0.5 V all inputs 3
storage temperature Tstg -65 150 ℃ 3
total power dissipation Ptot 500 mW 3
device dissipation per output transistor P 100 mW per output transistor 3
soldering temperature TL 260 ℃ 10s 3
supply voltage VDD 3 15 V 3
ambient temperature Tamb -40 105 ℃ in free air 3
supply current IDD 0.01 0.25 uA VIN=0,5 V; VDD=5 V; Tamb=25℃ 4
supply current IDD 0.01 0.5 uA VIN=0,10 V; VDD=10 V; Tamb=25℃ 4
supply current IDD 0.01 1 uA VIN=0,15 V; VDD=15 V; Tamb=25℃ 4
LOW-level output current IOL 0.51 1 mA VO=0.4 V; VIN=0,5 V; VDD=5 V; Tamb=25℃ 4
LOW-level output current IOL 1.3 2.6 mA VO=0.5 V; VIN=0,10 V; VDD=10 V; Tamb=25℃ 4
LOW-level output current IOL 3.4 6.8 mA VO=1.5 V; VIN=0,15 V; VDD=15 V; Tamb=25℃ 4
HIGH-level output current IOH -0.51 -1 mA VO=4.6 V; VIN=0,5 V; VDD=5 V; Tamb=25℃ 4
HIGH-level output current IOH -1.6 -3.2 mA VO=2.5 V; VIN=0,5 V; VDD=5 V; Tamb=25℃ 4
HIGH-level output current IOH -1.3 -2.6 mA VO=9.5 V; VIN=0,10 V; VDD=10 V; Tamb=25℃ 4
HIGH-level output current IOH -3.4 -6.8 mA VO=13.5 V; VIN=0,15 V; VDD=15 V; Tamb=25℃ 4
LOW-level output voltage VOL 0 0.05 V VIN=0,5 V; VDD=5 V; Tamb=25℃ 4
HIGH-level output voltage VOH 4.95 5 V VIN=0,5 V; VDD=5 V; Tamb=25℃ 4
HIGH-level output voltage VOH 9.95 10 V VIN=0,10 V; VDD=10 V; Tamb=25℃ 4
HIGH-level output voltage VOH 14.95 15 V VIN=0,15 V; VDD=15 V; Tamb=25℃ 4
LOW-level input voltage VIL 1.5 V VO=0.5,4.5 V; VDD=5 V; Tamb=25℃ 4
LOW-level input voltage VIL 3 V VO=1,9 V; VDD=10 V; Tamb=25℃ 4
LOW-level input voltage VIL 4 V VO=1.5,13.5 V; VDD=15 V; Tamb=25℃ 4
HIGH-level input voltage VIH 3.5 V VO=4.5 V; VDD=5 V; Tamb=25℃ 4
HIGH-level input voltage VIH 7 V VO=9 V; VDD=10 V; Tamb=25℃ 4
HIGH-level input voltage VIH 11 V VO=13.5 V; VDD=15 V; Tamb=25℃ 4
input leakage current II -0.1 0.1 uA VIN=0,15 V; VDD=15 V; Tamb=25℃ 4
supply current IDD 7.5 uA VIN=0,5 V; VDD=5 V; Tamb=+105℃ 5
supply current IDD 15 uA VIN=0,10 V; VDD=10 V; Tamb=+105℃ 5
supply current IDD 30 uA VIN=0,15 V; VDD=15 V; Tamb=+105℃ 5
LOW-level output current IOL 0.36 mA VO=0.4 V; VIN=0,5 V; VDD=5 V; Tamb=+105℃ 5
LOW-level output current IOL 0.9 mA VO=0.5 V; VIN=0,10 V; VDD=10 V; Tamb=+105℃ 5
LOW-level output current IOL 2.4 mA VO=1.5 V; VIN=0,15 V; VDD=15 V; Tamb=+105℃ 5
HIGH-level output current IOH -0.36 mA VO=4.6 V; VIN=0,5 V; VDD=5 V; Tamb=+105℃ 5
HIGH-level output current IOH -1.15 mA VO=2.5 V; VIN=0,5 V; VDD=5 V; Tamb=+105℃ 5
HIGH-level output current IOH -0.9 mA VO=9.5 V; VIN=0,10 V; VDD=10 V; Tamb=+105℃ 5
HIGH-level output current IOH -2.4 mA VO=13.5 V; VIN=0,15 V; VDD=15 V; Tamb=+105℃ 5
HIGH-level output voltage VOH 4.95 V VIN=0,5 V; VDD=5 V; Tamb=+105℃ 5
HIGH-level output voltage VOH 9.95 V VIN=0,10 V; VDD=10 V; Tamb=+105℃ 5
HIGH-level output voltage VOH 14.95 V VIN=0,15 V; VDD=15 V; Tamb=+105℃ 5
LOW-level input voltage VIL 1.5 V VO=0.5,4.5 V; VDD=5 V; Tamb=+105℃ 5
LOW-level input voltage VIL 3 V VO=1,9 V; VDD=10 V; Tamb=+105℃ 5
LOW-level input voltage VIL 4 V VO=1.5,13.5 V; VDD=15 V; Tamb=+105℃ 5
HIGH-level input voltage VIH 3.5 V VO=0.5,4.5 V; VDD=5 V; Tamb=+105℃ 5
HIGH-level input voltage VIH 7 V VO=1.9 V (as printed); VDD=10 V; Tamb=+105℃ 5
HIGH-level input voltage VIH 11 V VO=1.5,13.5 V; VDD=15 V; Tamb=+105℃ 5
input leakage current II -1 1 uA VIN=0,15 V; VDD=15 V; Tamb=+105℃ 5
propagation delay time tPHL, tPLH 125 250 ns VDD=5V; see Figure 4; Tamb=25℃; tr,tf=20ns; CL=50pF; RL=200kΩ 5
propagation delay time tPHL, tPLH 60 120 ns VDD=10V; see Figure 4; Tamb=25℃; tr,tf=20ns; CL=50pF; RL=200kΩ 5
propagation delay time tPHL, tPLH 45 90 ns VDD=15V; see Figure 4; Tamb=25℃; tr,tf=20ns; CL=50pF; RL=200kΩ 5
transition time tTHL, tTLH 100 200 ns VDD=5V; see Figure 4; Tamb=25℃; tr,tf=20ns; CL=50pF; RL=200kΩ 5
transition time tTHL, tTLH 50 100 ns VDD=10V; see Figure 4; Tamb=25℃; tr,tf=20ns; CL=50pF; RL=200kΩ 5
transition time tTHL, tTLH 40 80 ns VDD=15V; see Figure 4; Tamb=25℃; tr,tf=20ns; CL=50pF; RL=200kΩ 5
input capacitance CI 5 7.5 pF any input; Tamb=25℃ 5

CAD (KiCad official)

  • Symbol: CD4023BE
  • Footprint: Package_DIP:DIP-14_W7.62mm
  • 3D model: DIP-14 (KiCad packages3D, STEP)
  • 3D model files: cd4023be-etched.step / cd4023be-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); cd4023be.step / cd4023be.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: HGSEMI datasheet (10 pp, sha256 e160e18d36027181, retrieved 2026-10-16, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF