Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

CD4020BPWR

Texas Instruments · Counters, Dividers · TSSOP-16

CD4020BPWR from Texas Instruments, in a TSSOP-16. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 Q12 output Stage-12 ripple-carry counter output; valid for VDD = 3 V to 18 V.
2 Q13 output Stage-13 ripple-carry counter output; valid for VDD = 3 V to 18 V.
3 Q14 output Stage-14 (MSB) ripple-carry counter output; valid for VDD = 3 V to 18 V.
4 Q6 output Stage-6 ripple-carry counter output; valid for VDD = 3 V to 18 V.
5 Q5 output Stage-5 ripple-carry counter output; valid for VDD = 3 V to 18 V.
6 Q7 output Stage-7 ripple-carry counter output; valid for VDD = 3 V to 18 V.
7 Q4 output Stage-4 ripple-carry counter output; valid for VDD = 3 V to 18 V.
8 VSS power_in Negative power supply (ground) reference; 0 V in all operating conditions.
9 Q3 output Stage-3 (LSB available externally) ripple-carry counter output; valid for VDD = 3 V to 18 V.
10 Q9 output Stage-9 ripple-carry counter output; valid for VDD = 3 V to 18 V.
11 Q10 output Stage-10 ripple-carry counter output; valid for VDD = 3 V to 18 V.
12 Q11 output Stage-11 ripple-carry counter output; valid for VDD = 3 V to 18 V.
13 Q8 output Stage-8 ripple-carry counter output; valid for VDD = 3 V to 18 V.
14 RESET input Active-high asynchronous master reset; sets all counter stages to 0 when HIGH.
15 CP input Clock input; counter advances on the falling (negative) edge of each pulse; input frequency up to 12 MHz at VDD = 10 V.
16 VDD power_in Positive power supply; operating range 3 V to 18 V, absolute maximum −0.5 V to +20 V.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package TSSOP-16
Category Logic
Pins 16

CAD (KiCad official)

  • Symbol: CD4020BPWR
  • Footprint: Package_SO:TSSOP-16_4.4x5mm_P0.65mm
  • 3D model: TSSOP-16 (KiCad packages3D, STEP)
  • 3D model files: cd4020bpwr-etched.step / cd4020bpwr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); cd4020bpwr.step / cd4020bpwr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (30 pp, sha256 21262dd0397becc8, retrieved 2026-09-29, tier: manufacturer)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF