component

CD4020BNSR

Public Made by Adom

by adom

Texas Instruments Counters, Dividers, SO-16-208mil. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentlogiccd4020bnsrfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by adom_assets · KiCad file format 20240108
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 5d ago
viewers cd4020bnsr: viewers · Ray 5d ago
cd4020bnsr-etched.glb Publish 0.1.0 · Ray 5d ago
cd4020bnsr-etched.step cd4020bnsr: factory component page (tier=mfr) · Ray 5d ago
cd4020bnsr-hero.glb cd4020bnsr: hero GLB from the etched model (keeps the MPN mark) · Ray 5d ago
cd4020bnsr-hero.overlay.json Publish 0.1.0 · Ray 5d ago
cd4020bnsr.glb Publish 0.1.0 · Ray 5d ago
cd4020bnsr.kicad_mod Publish 0.1.0 · Ray 5d ago
cd4020bnsr.kicad_sym Publish 0.1.0 · Ray 5d ago
cd4020bnsr.lbr Publish 0.1.0 · Ray 5d ago
cd4020bnsr.step Publish 0.1.0 · Ray 5d ago
package.json Publish 0.1.0 · Ray 5d ago
page.json Set visibility: public · Ray 5d ago
README.md Publish 0.1.0 · Ray 5d ago

CD4020BNSR

Texas Instruments · Counters, Dividers · SO-16-208mil

CD4020BNSR from Texas Instruments, in a SO-16-208mil. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 Q12 output Buffered counter output of stage 12.
2 Q13 output Buffered counter output of stage 13.
3 Q14 output Buffered counter output of stage 14, the last stage of the 14-stage ripple counter.
4 Q6 output Buffered counter output of stage 6.
5 Q5 output Buffered counter output of stage 5.
6 Q7 output Buffered counter output of stage 7.
7 Q4 output Buffered counter output of stage 4.
8 VSS power_in Ground/negative supply terminal; all voltages are referenced to VSS.
9 Q1 output Buffered counter output of stage 1.
10 φ input Input pulse (clock) line with Schmitt-trigger action; the counter advances one count on the negative transition of each pulse.
11 RESET input Reset input; a high level resets the counter to its all-zeros state.
12 Q9 output Buffered counter output of stage 9.
13 Q8 output Buffered counter output of stage 8.
14 Q10 output Buffered counter output of stage 10.
15 Q11 output Buffered counter output of stage 11.
16 VDD power_in Positive supply voltage, recommended 3 V to 18 V, absolute maximum -0.5 V to +20 V referenced to VSS.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SO-16-208mil
Category Logic
Pins 16

CAD (KiCad official)

  • Symbol: CD4020BNSR
  • Footprint: Adom_Gen:Texas_Instruments_CD4020
  • 3D model: SO-16-208mil (KiCad packages3D, STEP)
  • 3D model files: cd4020bnsr-etched.step / cd4020bnsr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); cd4020bnsr.step / cd4020bnsr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (29 pp, sha256 07aea60876b3c16c, retrieved 2026-10-18, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text+vision), consensus claude-opus-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF