component
CD4020BE
Public Made by Adomby adom
Texas Instruments Counters, Dividers, DIP-16. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
← Commit history
README.mdadded+52@@ -0,0 +1,52 @@+# CD4020BE++**Texas Instruments** · Counters, Dividers · DIP-16++CD4020BE from Texas Instruments, in a DIP-16. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.++## Pinout++| Pin | Name | Type | Function |+|---|---|---|---|+| 1 | Q12 | output | Buffered counter stage 12 output. |+| 2 | Q13 | output | Buffered counter stage 13 output. |+| 3 | Q14 | output | Buffered counter stage 14 output, the last stage of the 14-stage ripple counter. |+| 4 | Q6 | output | Buffered counter stage 6 output. |+| 5 | Q5 | output | Buffered counter stage 5 output. |+| 6 | Q7 | output | Buffered counter stage 7 output. |+| 7 | Q4 | output | Buffered counter stage 4 output. |+| 8 | VSS | power_in | Ground/negative supply; all voltages are referenced to VSS. |+| 9 | Q1 | output | Buffered counter stage 1 output. |+| 10 | φ (INPUT PULSES) | input | Schmitt-trigger clock input; the counter advances one count on the negative transition of each input pulse, with unlimited rise and fall times allowed. |+| 11 | RESET | input | Asynchronous reset; a high level resets the counter to its all-zeros state. |+| 12 | Q9 | output | Buffered counter stage 9 output. |+| 13 | Q8 | output | Buffered counter stage 8 output. |+| 14 | Q10 | output | Buffered counter stage 10 output. |+| 15 | Q11 | output | Buffered counter stage 11 output. |+| 16 | VDD | power_in | Positive supply; recommended 3 V to 18 V, absolute maximum -0.5 V to +20 V referenced to VSS. |++## Key specifications++| Parameter | Value |+|---|---|+| Manufacturer | Texas Instruments |+| Package | DIP-16 |+| Category | Logic |+| Pins | 16 |++## CAD (KiCad official)++- Symbol: `CD4020BE`+- Footprint: `Package_DIP:DIP-16_W7.62mm`+- 3D model: DIP-16 (KiCad packages3D, STEP)+- 3D model files: `cd4020be-etched.step` / `cd4020be-etched.glb` carry the MPN laser-etched on the die in a toggleable `Adom.LaserEtch` group (Fusion-ready); `cd4020be.step` / `cd4020be.glb` are the bare package body.++## Provenance++Data extracted from the manufacturer datasheet, not a distributor listing:++- **Datasheet:** [Texas Instruments datasheet](https://www.ti.com/cn/lit/gpn/cd4020b) (30 pp, sha256 `7317dfacb7c3e8db`, retrieved 2026-10-05, tier: lcsc)+- **Extractor:** parts-factory `2.0.0` / `extract_pins 0.3`, primary `claude-sonnet-5-5` (text+vision), consensus `claude-opus-5-5` (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.+- **CAD:** KiCad official libraries (CC-BY-SA 4.0).++[Datasheet PDF](docs/cd4020be-datasheet.pdf)
page.jsonadded+208@@ -0,0 +1,208 @@+{+ "slug": "cd4020be",+ "version": "0.1.0",+ "type": "component",+ "description": "Texas Instruments Counters, Dividers, DIP-16. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.",+ "tags": [+ "component",+ "logic",+ "cd4020be",+ "factory-2.0.0",+ "extractor-text"+ ],+ "dependencies": {},+ "hero": {+ "type": "image",+ "path": "docs/hero.png"+ },+ "files": [+ "page.json",+ "README.md",+ "cd4020be.kicad_sym",+ "cd4020be.kicad_mod",+ "cd4020be.glb",+ "cd4020be.step",+ "cd4020be.lbr",+ "docs/hero.png",+ "docs/cd4020be-datasheet.pdf",+ "viewers/symbol.html",+ "viewers/footprint.html",+ "cd4020be-hero.glb",+ "cd4020be-hero.overlay.json"+ ],+ "component": {+ "mpn": "CD4020BE",+ "manufacturer": "Texas Instruments",+ "package": "DIP-16",+ "pin_count": 16,+ "category": "Logic",+ "subcategory": "Counters, Dividers",+ "datasheet": "https://www.ti.com/cn/lit/gpn/cd4020b",+ "parts": {+ "symbol": "cd4020be.kicad_sym",+ "footprint": "cd4020be.kicad_mod",+ "model_3d": "cd4020be-hero.glb",+ "model_3d_plain": "cd4020be.glb",+ "model_3d_step": "cd4020be-etched.step",+ "model_3d_step_plain": "cd4020be.step",+ "lbr": "cd4020be.lbr"+ },+ "distributor_links": {+ "lcsc": 5229,+ "digikey": "2156-CD4020BE-ND",+ "mouser": "595-CD4020BE"+ },+ "distributor_check": {+ "checked_at": "2026-10-05T21:10:23Z",+ "source": "Component Ocean /api/assign-pns",+ "digikey": {+ "pn": "2156-CD4020BE-ND",+ "status": "found"+ },+ "mouser": {+ "pn": "595-CD4020BE",+ "status": "found"+ }+ },+ "pins": [+ {+ "number": "1",+ "name": "Q12",+ "type": "output",+ "description": "Buffered counter stage 12 output."+ },+ {+ "number": "2",+ "name": "Q13",+ "type": "output",+ "description": "Buffered counter stage 13 output."+ },+ {+ "number": "3",+ "name": "Q14",+ "type": "output",+ "description": "Buffered counter stage 14 output, the last stage of the 14-stage ripple counter."+ },+ {+ "number": "4",+ "name": "Q6",+ "type": "output",+ "description": "Buffered counter stage 6 output."+ },+ {+ "number": "5",+ "name": "Q5",+ "type": "output",+ "description": "Buffered counter stage 5 output."+ },+ {+ "number": "6",+ "name": "Q7",+ "type": "output",+ "description": "Buffered counter stage 7 output."+ },+ {+ "number": "7",+ "name": "Q4",+ "type": "output",+ "description": "Buffered counter stage 4 output."+ },+ {+ "number": "8",+ "name": "VSS",+ "type": "power_in",+ "description": "Ground/negative supply; all voltages are referenced to VSS."+ },+ {+ "number": "9",+ "name": "Q1",+ "type": "output",+ "description": "Buffered counter stage 1 output."+ },+ {+ "number": "10",+ "name": "φ (INPUT PULSES)",+ "type": "input",+ "description": "Schmitt-trigger clock input; the counter advances one count on the negative transition of each input pulse, with unlimited rise and fall times allowed."+ },+ {+ "number": "11",+ "name": "RESET",+ "type": "input",+ "description": "Asynchronous reset; a high level resets the counter to its all-zeros state."+ },+ {+ "number": "12",+ "name": "Q9",+ "type": "output",+ "description": "Buffered counter stage 9 output."+ },+ {+ "number": "13",+ "name": "Q8",+ "type": "output",+ "description": "Buffered counter stage 8 output."+ },+ {+ "number": "14",+ "name": "Q10",+ "type": "output",+ "description": "Buffered counter stage 10 output."+ },+ {+ "number": "15",+ "name": "Q11",+ "type": "output",+ "description": "Buffered counter stage 11 output."+ },+ {+ "number": "16",+ "name": "VDD",+ "type": "power_in",+ "description": "Positive supply; recommended 3 V to 18 V, absolute maximum -0.5 V to +20 V referenced to VSS."+ }+ ],+ "provenance": {+ "extractor": "extract_pins 0.3",+ "factory_chain": {+ "factory": "2.0.0",+ "extractor": "extract_pins 0.3",+ "primary_model": "claude-sonnet-5-5",+ "primary_mode": "text+vision",+ "consensus_model": "claude-opus-5-5",+ "consensus": "agreed",+ "guards": "pin_guards 0.1: passed",+ "guard_notes": [+ "extractor flagged: Pin assignment read from the terminal-assignment drawing on page 1 (top view, shared with CD4024B/CD",+ "vision extraction: provenance cannot be text-verified; needs consensus"+ ],+ "pages_sent": 30,+ "cost_usd": 0.4828,+ "at": "2026-10-05T21:10:06"+ },+ "datasheet": {+ "url": "https://www.ti.com/cn/lit/gpn/cd4020b",+ "pages": 30,+ "sha256": "7317dfacb7c3e8db",+ "source_tier": "lcsc"+ },+ "cad": "KiCad official (CC-BY-SA 4.0)",+ "pins": {+ "total": 16,+ "described": 16,+ "cites_pages": true,+ "refuses_to_fabricate": true+ }+ },+ "viewers": {+ "symbol": "viewers/symbol.html",+ "footprint": "viewers/footprint.html"+ }+ },+ "visibility": "public",+ "org": "adom",+ "author": {+ "name": "Ray",+ "email": "[email protected]"+ }+}