CD4020B 14-Stage Counter

@@ -0,0 +1,63 @@+# CD4020B++**Texas Instruments** · Counter · SOIC-16++The CD4020B is a 14-stage ripple-carry binary counter. Each positive-to-negative clock transition advances the count, and stages Q1 and Q4 through Q14 are available as outputs (Q2 and Q3 are internal). Unlike the CD4060, it takes an external clock rather than having an on-chip oscillator. It runs from 3 V to 18 V.++## Pinout++| Pin | Name | Type | Function |+|---|---|---|---|+| 1 | Q12 | output | Buffered counter output, stage 12 (divide-by-4096). |+| 2 | Q13 | output | Buffered counter output, stage 13 (divide-by-8192). |+| 3 | Q14 | output | Buffered counter output, stage 14 (divide-by-16384). |+| 4 | Q6 | output | Buffered counter output, stage 6 (divide-by-64). |+| 5 | Q5 | output | Buffered counter output, stage 5 (divide-by-32). |+| 6 | Q7 | output | Buffered counter output, stage 7 (divide-by-128). |+| 7 | Q4 | output | Buffered counter output, stage 4 (divide-by-16). |+| 8 | VSS | power_in | Ground reference / negative supply (0 V). |+| 9 | Q1 | output | Buffered counter output, stage 1 (divide-by-2). Stages 2 and 3 are internal and not brought out. |+| 10 | CLOCK | input | Clock input. Counter advances one count on each high-to-low (negative-going) transition. Schmitt-triggered on CD4020B. |+| 11 | RESET | input | Asynchronous master reset, active HIGH. When RESET is high all counter outputs (Q1, Q4-Q14) are forced to logic 0 regardless of the CLOCK state. |+| 12 | Q9 | output | Buffered counter output, stage 9 (divide-by-512). |+| 13 | Q8 | output | Buffered counter output, stage 8 (divide-by-256). |+| 14 | Q10 | output | Buffered counter output, stage 10 (divide-by-1024). |+| 15 | Q11 | output | Buffered counter output, stage 11 (divide-by-2048). |+| 16 | VDD | power_in | Positive supply, 3 V to 18 V (recommended 3 V to 15 V). |++## Key specifications++| Parameter | Value |+|---|---|+| Type | 14-stage ripple binary counter |+| Logic family | 4000B (CMOS) |+| Available outputs | Q1, Q4 through Q14 (Q2, Q3 internal) |+| Clock | External, buffered input |+| Supply voltage | 3 V to 18 V |+| Operating temperature | -55 C to 125 C |++## Ordering variants++- `CD4020BE`+- `CD4020BEE4`+- `CD4020BM`+- `CD4020BM96`+- `CD4020BMT`+- `CD4020BPW`+- `CD4020BPWR`++## CAD (KiCad official)++- Symbol: `cd4020.kicad_sym`+- Footprint: `cd4020.kicad_mod`+- 3D model: SOIC-16 body from KiCad `Package_SO/SOIC-16_3.9x9.9mm_P1.27mm`.++## Provenance++Data extracted from the manufacturer datasheet, not a distributor listing:++- **Datasheet:** [Texas Instruments datasheet](https://www.ti.com/lit/ds/symlink/cd4020b.pdf) (30 pp, sha256 `6c727e4dd1c8af65`, retrieved 2026-08-17, tier: manufacturer)+- **Extractor:** `ds2sf` (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.+- **CAD:** KiCad official libraries (CC-BY-SA 4.0).++[Datasheet PDF](docs/cd4020-datasheet.pdf)

@@ -0,0 +1,36 @@+{+  "slug": "cd4020",+  "version": "0.1.0",+  "type": "component",+  "description": "14-stage ripple-carry binary counter with a buffered clock input, 3 V to 18 V.",+  "tags": [+    "logic",+    "counter",+    "ripple-counter",+    "binary",+    "4000-series",+    "ti",+    "soic-16"+  ],+  "dependencies": {},+  "hero": {+    "type": "image",+    "path": "docs/hero.png"+  },+  "files": [+    "page.json",+    "README.md",+    "cd4020.kicad_sym",+    "cd4020.kicad_mod",+    "cd4020.glb",+    "docs/hero.png",+    "docs/cd4020-datasheet.pdf",+    "viewers/symbol.html",+    "viewers/footprint.html"+  ],+  "visibility": "public",+  "author": {+    "name": "Ray",+    "email": "[email protected]"+  }+}\ No newline at end of file