component

CD4015BE

Public Made by Adom

by adom

lingxingic Shift Registers, DIP-16. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentlogiccd4015befactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 7d ago
viewers cd4015be: viewers · Ray 7d ago
cd4015be-etched.glb Publish 0.1.0 · Ray 7d ago
cd4015be-etched.step cd4015be: factory component page (tier=lcsc) · Ray 7d ago
cd4015be-hero.glb cd4015be: hero GLB from the etched model (keeps the MPN mark) · Ray 7d ago
cd4015be-hero.overlay.json Publish 0.1.0 · Ray 7d ago
cd4015be.glb Publish 0.1.0 · Ray 7d ago
cd4015be.kicad_mod Publish 0.1.0 · Ray 7d ago
cd4015be.kicad_sym Publish 0.1.0 · Ray 7d ago
cd4015be.lbr Publish 0.1.0 · Ray 7d ago
cd4015be.step Publish 0.1.0 · Ray 7d ago
package.json Publish 0.1.0 · Ray 7d ago
page.json Set visibility: public · Ray 7d ago
README.md Publish 0.1.0 · Ray 7d ago

CD4015BE

lingxingic · Shift Registers · DIP-16

CD4015BE from lingxingic, in a DIP-16. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 2CP input Clock input for register 2, triggered on the LOW-to-HIGH edge.
2 2Q3 output Parallel output Q3 of register 2; per the function table it goes LOW when 2MR is HIGH.
3 1Q2 output Parallel output Q2 of register 1; per the function table it goes LOW when 1MR is HIGH.
4 1Q1 output Parallel output Q1 of register 1; per the function table it goes LOW when 1MR is HIGH.
5 1Q0 output Parallel output Q0 of register 1; per the function table it goes LOW when 1MR is HIGH.
6 1MR input Master reset input for register 1, active HIGH; forces Q0 to Q3 LOW.
7 1D input Serial data input for register 1, sampled on the LOW-to-HIGH clock edge.
8 VSS power_in Ground reference, 0 V.
9 1CP input Clock input for register 1, triggered on the LOW-to-HIGH edge.
10 1Q3 output Parallel output Q3 of register 1; per the function table it goes LOW when 1MR is HIGH.
11 2Q2 output Parallel output Q2 of register 2; per the function table it goes LOW when 2MR is HIGH.
12 2Q1 output Parallel output Q1 of register 2; per the function table it goes LOW when 2MR is HIGH.
13 2Q0 output Parallel output Q0 of register 2; per the function table it goes LOW when 2MR is HIGH.
14 2MR input Master reset input for register 2, active HIGH; forces Q0 to Q3 LOW.
15 2D input Serial data input for register 2, sampled on the LOW-to-HIGH clock edge.
16 VDD power_in Supply voltage; the datasheet's recommended range is 3 V to 15 V (page 6).

Key specifications

Parameter Value
Manufacturer lingxingic
Package DIP-16
Category Logic
Pins 16

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
supply voltage VDD 3 15 V 6
ambient temperature Tamb -40 125 ℃ in free air 6
supply voltage VDD -0.5 18 V 5
input voltage VI -0.5 V all inputs 5
DC input current IIK -10 10 mA any one input 5
storage temperature Tstg -65 150 ℃ 5
soldering temperature TL 245 ℃ 10s, DIP 5
HIGH-level input voltage VIH 3.5 V Tamb=-40℃ to +125℃; VDD=5V 7
HIGH-level input voltage VIH 7 V Tamb=-40℃ to +125℃; VDD=10V 7
HIGH-level input voltage VIH 11 V Tamb=-40℃ to +125℃; VDD=15V 7
LOW-level input voltage VIL 1.5 V Tamb=-40℃ to +125℃; VDD=5V 7
LOW-level input voltage VIL 3 V Tamb=-40℃ to +125℃; VDD=10V 7
LOW-level input voltage VIL 4 V Tamb=-40℃ to +125℃; VDD=15V 7
HIGH-level output voltage VOH 4.95 V Tamb=-40℃ to +125℃; VDD=5V; /IO/<1uA 7
HIGH-level output voltage VOH 9.95 V Tamb=-40℃ to +125℃; VDD=10V; /IO/<1uA 7
HIGH-level output voltage VOH 14.95 V Tamb=-40℃ to +125℃; VDD=15V; /IO/<1uA 7
LOW-level output voltage VOL 0.05 V Tamb=-40℃ to +125℃; VDD=5V; /IO/<1uA 7
HIGH-level output current IOH -0.3 mA Tamb=-40℃ to +125℃; VDD=5V; VO=4.6V 7
HIGH-level output current IOH -1.15 mA Tamb=-40℃ to +125℃; VDD=5V; VO=2.5V 7
HIGH-level output current IOH -0.45 mA Tamb=-40℃ to +125℃; VDD=10V; VO=9.5V 7
HIGH-level output current IOH -1.4 mA Tamb=-40℃ to +125℃; VDD=15V; VO=13.5V 7
LOW-level output current IOL 0.29 mA Tamb=-40℃ to +125℃; VDD=5V; VO=0.4V 7
LOW-level output current IOL 0.38 mA Tamb=-40℃ to +125℃; VDD=10V; VO=0.5V 7
LOW-level output current IOL 1.2 mA Tamb=-40℃ to +125℃; VDD=15V; VO=1.5V 7
input leakage current II -1 1 uA Tamb=-40℃ to +125℃; VDD=15V; VI=15V or GND 7
supply current IDD 150 uA Tamb=-40℃ to +125℃; VDD=5V; VI=5V or GND; IO=0A 7
supply current IDD 300 uA Tamb=-40℃ to +125℃; VDD=10V; VI=10V or GND; IO=0A 7
supply current IDD 600 uA Tamb=-40℃ to +125℃; VDD=15V; VI=15V or GND; IO=0A 7
nCP to Qn propagation delay time tPHL, tPLH 300 ns Tamb=-40℃ to +125℃; VDD=5V; CL=50pF, see Figure 3 8
nCP to Qn propagation delay time tPHL, tPLH 132 ns Tamb=-40℃ to +125℃; VDD=10V; CL=50pF, see Figure 3 8
nCP to Qn propagation delay time tPHL, tPLH 96 ns Tamb=-40℃ to +125℃; VDD=15V; CL=50pF, see Figure 3 8
MR to Qn HIGH to LOW propagation delay tPHL 288 ns Tamb=-40℃ to +125℃; VDD=5V; CL=50pF, see Figure 4 8
MR to Qn HIGH to LOW propagation delay tPHL 132 ns Tamb=-40℃ to +125℃; VDD=10V; CL=50pF, see Figure 4 8
MR to Qn HIGH to LOW propagation delay tPHL 96 ns Tamb=-40℃ to +125℃; VDD=15V; CL=50pF, see Figure 4 8
transition time tTHL, tTLH 244 ns Tamb=-40℃ to +125℃; VDD=5V; CL=50pF, see Figure 3 8
transition time tTHL, tTLH 72 ns Tamb=-40℃ to +125℃; VDD=10V; CL=50pF, see Figure 3 8
transition time tTHL, tTLH 48 ns Tamb=-40℃ to +125℃; VDD=15V; CL=50pF, see Figure 3 8
nD to nCP set-up time tsu 30 ns Tamb=-40℃ to +125℃; VDD=5V; CL=50pF, see Figure 5 8
nD to nCP set-up time tsu 24 ns Tamb=-40℃ to +125℃; VDD=15V; CL=50pF, see Figure 5 8
nD to nCP hold time th 48 ns Tamb=-40℃ to +125℃; VDD=5V; CL=50pF, see Figure 6 8
nD to nCP hold time th 24 ns Tamb=-40℃ to +125℃; VDD=10V; CL=50pF, see Figure 6 8
nD to nCP hold time th 18 ns Tamb=-40℃ to +125℃; VDD=15V; CL=50pF, see Figure 6 8
CP LOW minimum pulse width tw 72 ns Tamb=-40℃ to +125℃; VDD=5V; CL=50pF, see Figure 6 8
CP LOW minimum pulse width tw 36 ns Tamb=-40℃ to +125℃; VDD=10V; CL=50pF, see Figure 6 8
CP LOW minimum pulse width tw 24 ns Tamb=-40℃ to +125℃; VDD=15V; CL=50pF, see Figure 6 8
nMR HIGH minimum width 96 ns Tamb=-40℃ to +125℃; VDD=5V; CL=50pF, see Figure 4 8
nMR HIGH minimum width 36 ns Tamb=-40℃ to +125℃; VDD=10V; CL=50pF, see Figure 4 8
nMR HIGH minimum width 28 ns Tamb=-40℃ to +125℃; VDD=15V; CL=50pF, see Figure 4 8
recovery time trec 60 ns Tamb=-40℃ to +125℃; VDD=5V; CL=50pF, see Figure 4 8
recovery time trec 36 ns Tamb=-40℃ to +125℃; VDD=10V; CL=50pF, see Figure 4 8
recovery time trec 24 ns Tamb=-40℃ to +125℃; VDD=15V; CL=50pF, see Figure 4 8
Maximum frequency fmax 5.8 MHZ Tamb=-40℃ to +125℃; VDD=5V; CL=50pF, see Figure 5 8
Maximum frequency fmax 12.5 MHZ Tamb=-40℃ to +125℃; VDD=10V; CL=50pF, see Figure 5 8
Maximum frequency fmax 18.3 MHZ Tamb=-40℃ to +125℃; VDD=15V; CL=50pF, see Figure 5 8

CAD (KiCad official)

  • Symbol: CD4015BE
  • Footprint: Package_DIP:DIP-16_W7.62mm
  • 3D model: DIP-16 (KiCad packages3D, STEP)
  • 3D model files: cd4015be-etched.step / cd4015be-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); cd4015be.step / cd4015be.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: lingxingic datasheet (14 pp, sha256 167e8fda2f06190c, retrieved 2026-10-16, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF