component
CD4011B Quad NAND Gate
Public Made by Adomby adom
Quad 2-input NAND gate in the 4000B CMOS family, 3 V to 18 V.
main
Ray
cd4011: component.models_3d pose record per STEP (Z-up, seated z=0, pad-centre origin, identity binding)
94d211b
28d ago
123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307
{
"schema_version": 1,
"type": "component",
"slug": "cd4011",
"title": "CD4011B Quad NAND Gate",
"brief": "Quad 2-input NAND gate in the 4000B CMOS family, 3 V to 18 V.",
"version": "0.1.0",
"license": "CC-BY-SA-4.0",
"tags": [
"logic",
"nand-gate",
"cmos",
"4000-series",
"ti",
"soic-14"
],
"component": {
"mpn": "CD4011B",
"manufacturer": "Texas Instruments",
"package": "SOIC-14",
"pin_count": 14,
"category": "Logic",
"subcategory": "Logic Gate",
"datasheet": "https://www.ti.com/lit/ds/symlink/cd4011b.pdf",
"parts": {
"symbol": "cd4011.kicad_sym",
"footprint": "cd4011.kicad_mod",
"model_3d": "cd4011-etched.glb",
"model_3d_plain": "cd4011.glb",
"lbr": "cd4011.lbr",
"model_3d_step": "cd4011-etched.step",
"model_3d_step_plain": "cd4011.step"
},
"distributor_links": {},
"pins": [
{
"number": "1",
"name": "1A",
"type": "input",
"description": "Gate 1 input A. High-impedance CMOS logic input to the first 2-input NAND gate; VIL max = 1.5 V at VDD=5 V, VIH min = 3.5 V at VDD=5 V. Protected by on-chip input clamp diodes to VDD and VSS."
},
{
"number": "2",
"name": "1B",
"type": "input",
"description": "Gate 1 input B. High-impedance CMOS logic input to the first 2-input NAND gate; input current typ 10 pA (IIN max 0.1 µA at VDD=18 V). Protected by CMOS input protection network."
},
{
"number": "3",
"name": "1Y",
"type": "output",
"description": "Gate 1 output (NAND of pins 1 and 2). Buffered CMOS push-pull output; IOL min = 1.0 mA sink and IOH min = -1.0 mA source at VDD=5 V (VO=0.4 V / 4.6 V)."
},
{
"number": "4",
"name": "2Y",
"type": "output",
"description": "Gate 2 output (NAND of pins 5 and 6). Buffered CMOS push-pull output; symmetrical drive characteristics per JEDEC Standard No. 13B for B-series CMOS."
},
{
"number": "5",
"name": "2A",
"type": "input",
"description": "Gate 2 input A. High-impedance CMOS logic input to the second 2-input NAND gate; noise margin 1 V at VDD=5 V, 2 V at VDD=10 V, 2.5 V at VDD=15 V over full package temperature range."
},
{
"number": "6",
"name": "2B",
"type": "input",
"description": "Gate 2 input B. High-impedance CMOS logic input to the second 2-input NAND gate; DC input current ±10 mA absolute maximum per input."
},
{
"number": "7",
"name": "VSS",
"type": "power_in",
"description": "Negative supply / ground reference. All input and output voltages are referenced to this pin. Tie to 0 V for single-supply operation."
},
{
"number": "8",
"name": "3A",
"type": "input",
"description": "Gate 3 input A. High-impedance CMOS logic input to the third 2-input NAND gate; input capacitance CIN typ 5 pF (max 7.5 pF)."
},
{
"number": "9",
"name": "3B",
"type": "input",
"description": "Gate 3 input B. High-impedance CMOS logic input to the third 2-input NAND gate; input voltage range VSS-0.5 V to VDD+0.5 V absolute maximum."
},
{
"number": "10",
"name": "3Y",
"type": "output",
"description": "Gate 3 output (NAND of pins 8 and 9). Buffered CMOS output; VOL max = 0.05 V and VOH min = 4.95 V at VDD=5 V (no load)."
},
{
"number": "11",
"name": "4Y",
"type": "output",
"description": "Gate 4 output (NAND of pins 12 and 13). Buffered CMOS output; typical propagation delay tPHL/tPLH = 60 ns at VDD=10 V, CL=50 pF, RL=200 kΩ."
},
{
"number": "12",
"name": "4A",
"type": "input",
"description": "Gate 4 input A. High-impedance CMOS logic input to the fourth 2-input NAND gate; all inputs protected by on-chip clamp diode network to VDD and VSS."
},
{
"number": "13",
"name": "4B",
"type": "input",
"description": "Gate 4 input B. High-impedance CMOS logic input to the fourth 2-input NAND gate; standardized symmetrical output characteristics per B-series CMOS spec."
},
{
"number": "14",
"name": "VDD",
"type": "power_in",
"description": "Positive supply. Recommended operating range 3 V to 18 V (VDD-VSS); absolute maximum -0.5 V to +20 V referenced to VSS. Quiescent current IDD typ 0.01 µA (max 1 µA) at VDD=10 V, TA=25 °C."
}
],
"provenance": {
"extractor": "ds2sf",
"datasheet": {
"url": "https://www.ti.com/lit/ds/symlink/cd4011b.pdf",
"pages": 23,
"sha256": "92d82fa35555e4e4",
"source_tier": "mfr"
},
"cad": "KiCad official (CC-BY-SA 4.0)",
"pins": {
"total": 14,
"described": 14,
"cites_pages": true,
"refuses_to_fabricate": true
}
},
"viewers": {
"symbol": "viewers/symbol.html",
"footprint": "viewers/footprint.html"
},
"logic": {
"family_id": "CD4011",
"logic_family": "CD4000",
"function_code": "4011",
"function_class": "Gate",
"function_name": "Quad 2-Input NAND Gate",
"manufacturer": "Texas Instruments",
"is_specialty": false
},
"models_3d": [
{
"file": "cd4011.step",
"role": "plain",
"up": "Z",
"units": "mm",
"origin": "footprint origin = pad-pattern centre",
"seat": "z = 0",
"extents_mm": [
6.0,
8.7,
1.75
],
"zmin_mm": -0.0,
"centre_offset_mm": 0.0,
"footprint_binding": "identity",
"sha256": "3b9a775da256c8afcc28dcddfbc2eb3f266107fe61ce8446d96f2c52b6f44a70",
"checked": "2026-10-07",
"checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
},
{
"file": "cd4011-etched.step",
"role": "eda",
"up": "Z",
"units": "mm",
"origin": "footprint origin = pad-pattern centre",
"seat": "z = 0",
"extents_mm": [
6.0,
8.7,
1.75
],
"zmin_mm": -0.0,
"centre_offset_mm": 0.0,
"footprint_binding": "identity",
"sha256": "b3205c6381f3990296c0bd63e592d9875c14ac0a458318a9eb14405f307a6686",
"checked": "2026-10-07",
"checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
}
]
},
"metadata": {
"specs": {
"Type": "Quad 2-input NAND gate",
"Logic family": "4000B (CMOS)",
"Supply voltage": "3 V to 18 V",
"Propagation delay": "60 ns typ at 10 V",
"Quiescent current": "0.04 uA typ at 5 V",
"Operating temperature": "-55 C to 125 C"
}
},
"sections": [
"hero",
"viewers",
"readme",
"breadcrumbs",
"info"
],
"discovery_triggers": [
"NAND gate",
"CMOS logic",
"wide-voltage logic",
"oscillator gate"
],
"discovery_pitch": "Four 2-input NAND gates that run from 3 V to 18 V, handy for oscillators, latches, and glue logic.",
"author": {
"name": "Ray",
"email": "[email protected]"
},
"dependencies": {},
"hero": {
"type": "image",
"path": "docs/hero.png"
},
"files": [
"page.json",
"README.md",
"cd4011.kicad_sym",
"cd4011.kicad_mod",
"cd4011.glb",
"cd4011.lbr",
"docs/hero.png",
"docs/cd4011-datasheet.pdf",
"viewers/symbol.html",
"viewers/footprint.html",
"cd4011-etched.step"
],
"variants": [
{
"mpn": "CD4011BE",
"kind": "unknown"
},
{
"mpn": "CD4011BEE4",
"kind": "unknown"
},
{
"mpn": "CD4011BN",
"kind": "unknown"
},
{
"mpn": "CD4011BF",
"kind": "unknown"
},
{
"mpn": "CD4011BF3A",
"kind": "unknown"
},
{
"mpn": "CD4011BJ",
"kind": "unknown"
},
{
"mpn": "CD4011BM",
"kind": "unknown"
},
{
"mpn": "CD4011BM96",
"kind": "unknown"
},
{
"mpn": "CD4011BMT",
"kind": "unknown"
},
{
"mpn": "CD4011BME4",
"kind": "unknown"
},
{
"mpn": "CD4011BM96E4",
"kind": "unknown"
},
{
"mpn": "CD4011BD",
"kind": "unknown"
},
{
"mpn": "CD4011BNSR",
"kind": "unknown"
},
{
"mpn": "CD4011BNS",
"kind": "unknown"
},
{
"mpn": "CD4011BPW",
"kind": "unknown"
},
{
"mpn": "CD4011BPWR",
"kind": "unknown"
},
{
"mpn": "CD4011BPWRG4",
"kind": "unknown"
}
]
}