component

CD40106BM

Public Made by Adom

by adom

HGSEMI Buffer/Driver/Transceiver, SOIC-14. Datasheet-verified pinout, KiCad symbol/footprint/3D.

componentlogiccd40106bm
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity

3D Model

Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

Datasheet

Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

CD40106BM

HGSEMI · Buffer/Driver/Transceiver · SOIC-14

CD40106BM from HGSEMI, in a SOIC-14. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 A1 input Schmitt-trigger inverter 1 input. CMOS-protected input with hysteresis; VT+ typ 3.6 V and VT- typ 1.4 V at VDD=5 V.
2 Y1 output Schmitt-trigger inverter 1 output. Logical inversion of A1 (rail-to-rail CMOS output).
3 A2 input Schmitt-trigger inverter 2 input. CMOS-protected input with hysteresis.
4 Y2 output Schmitt-trigger inverter 2 output. Logical inversion of A2.
5 A3 input Schmitt-trigger inverter 3 input. CMOS-protected input with hysteresis.
6 Y3 output Schmitt-trigger inverter 3 output. Logical inversion of A3.
7 VSS power_in Ground (0 V) reference for all six inverters.
8 Y4 output Schmitt-trigger inverter 4 output. Logical inversion of A4.
9 A4 input Schmitt-trigger inverter 4 input. CMOS-protected input with hysteresis.
10 Y5 output Schmitt-trigger inverter 5 output. Logical inversion of A5.
11 A5 input Schmitt-trigger inverter 5 input. CMOS-protected input with hysteresis.
12 Y6 output Schmitt-trigger inverter 6 output. Logical inversion of A6.
13 A6 input Schmitt-trigger inverter 6 input. CMOS-protected input with hysteresis.
14 VDD power_in Positive supply voltage. Recommended 3 V to 15 V DC; absolute max 18 V DC.

Key specifications

Parameter Value
Manufacturer HGSEMI
Package SOIC-14
Category Logic
Pins 14

Ordering variants

Same part, different packaging or reel option.

  • CD40106BM/TR
  • CD40106BMBE
  • CD40106BMBN
  • CD40106BMT/TR

CAD (KiCad official)

  • Symbol: CD40106BM
  • Footprint: Package_SO:SOIC-14_3.9x8.7mm_P1.27mm
  • 3D model: SOIC-14 (KiCad packages3D, STEP)
  • 3D model files: cd40106bm-etched.step / cd40106bm-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); cd40106bm.step / cd40106bm.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: HGSEMI datasheet (12 pp, sha256 54738bd4d8abe79d, retrieved 2026-08-17, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF