component
CD40102BPWR
Public Made by Adomby adom
Texas Instruments Counters, Dividers, TSSOP-16. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
← Commit history
README.mdadded+52@@ -0,0 +1,52 @@+# CD40102BPWR++**Texas Instruments** · Counters, Dividers · TSSOP-16++CD40102BPWR from Texas Instruments, in a TSSOP-16. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.++## Pinout++| Pin | Name | Type | Function |+|---|---|---|---|+| 1 | CLOCK | input | Clock input; the counter decrements on each positive clock transition, with a maximum clock pulse rise/fall time of 15 µs at VDD = 10 V. |+| 2 | CLR | input | Active-low asynchronous clear; when low it clears the counter to its maximum count (99 for CD40102B, 255 for CD40103B) regardless of other inputs. |+| 3 | CI/CE | input | Active-low carry-in/counter enable input; counting is inhibited when high. |+| 4 | J0 | input | Jam (preset) data input 0, the LSB of the preset word. |+| 5 | J1 | input | Jam (preset) data input 1. |+| 6 | J2 | input | Jam (preset) data input 2. |+| 7 | J3 | input | Jam (preset) data input 3, the MSB of the lower BCD decade on the CD40102B. |+| 8 | VSS | power_in | Ground (VSS) supply terminal, the reference for all voltages. |+| 9 | APE | input | Active-low asynchronous preset enable; when low, JAM data is forced into the counter regardless of SPE, CI/CE or CLOCK. |+| 10 | J4 | input | Jam (preset) data input 4, the LSB of the upper BCD decade on the CD40102B. |+| 11 | J5 | input | Jam (preset) data input 5. |+| 12 | J6 | input | Jam (preset) data input 6. |+| 13 | J7 | input | Jam (preset) data input 7, the MSB of the preset word. |+| 14 | CO/ZD | output | Active-low carry-out/zero-detect output; goes low when the count reaches zero with CI/CE low and stays low for one full clock period. |+| 15 | SPE | input | Active-low synchronous preset enable; when low, JAM data is clocked into the counter on the next positive clock transition. |+| 16 | VDD | power_in | Positive supply voltage, recommended 3 V to 18 V, absolute maximum -0.5 V to +20 V. |++## Key specifications++| Parameter | Value |+|---|---|+| Manufacturer | Texas Instruments |+| Package | TSSOP-16 |+| Category | Logic |+| Pins | 16 |++## CAD (KiCad official)++- Symbol: `CD40102BPWR`+- Footprint: `Package_SO:TSSOP-16_4.4x5mm_P0.65mm`+- 3D model: TSSOP-16 (KiCad packages3D, STEP)+- 3D model files: `cd40102bpwr-etched.step` / `cd40102bpwr-etched.glb` carry the MPN laser-etched on the die in a toggleable `Adom.LaserEtch` group (Fusion-ready); `cd40102bpwr.step` / `cd40102bpwr.glb` are the bare package body.++## Provenance++Data extracted from the manufacturer datasheet, not a distributor listing:++- **Datasheet:** [Texas Instruments datasheet](https://www.ti.com/lit/ds/symlink/cd40102b.pdf) (21 pp, sha256 `1a982876aec1d075`, retrieved 2026-10-07, tier: manufacturer)+- **Extractor:** parts-factory `2.0.0` / `extract_pins 0.3`, primary `claude-sonnet-5-5` (vision), consensus `claude-opus-5-5` (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.+- **CAD:** KiCad official libraries (CC-BY-SA 4.0).++[Datasheet PDF](docs/cd40102bpwr-datasheet.pdf)
page.jsonadded+249@@ -0,0 +1,249 @@+{+ "slug": "cd40102bpwr",+ "version": "0.1.0",+ "type": "component",+ "description": "Texas Instruments Counters, Dividers, TSSOP-16. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.",+ "tags": [+ "component",+ "logic",+ "cd40102bpwr",+ "factory-2.0.0",+ "extractor-text"+ ],+ "dependencies": {},+ "hero": {+ "type": "image",+ "path": "docs/hero.png"+ },+ "files": [+ "page.json",+ "README.md",+ "cd40102bpwr.kicad_sym",+ "cd40102bpwr.kicad_mod",+ "cd40102bpwr.glb",+ "cd40102bpwr.step",+ "cd40102bpwr.lbr",+ "docs/hero.png",+ "docs/cd40102bpwr-datasheet.pdf",+ "viewers/symbol.html",+ "viewers/footprint.html",+ "cd40102bpwr-hero.glb",+ "cd40102bpwr-hero.overlay.json"+ ],+ "component": {+ "mpn": "CD40102BPWR",+ "manufacturer": "Texas Instruments",+ "package": "TSSOP-16",+ "pin_count": 16,+ "category": "Logic",+ "subcategory": "Counters, Dividers",+ "datasheet": "https://www.ti.com/lit/ds/symlink/cd40102b.pdf",+ "parts": {+ "symbol": "cd40102bpwr.kicad_sym",+ "footprint": "cd40102bpwr.kicad_mod",+ "model_3d": "cd40102bpwr-hero.glb",+ "model_3d_plain": "cd40102bpwr.glb",+ "model_3d_step": "cd40102bpwr-etched.step",+ "model_3d_step_plain": "cd40102bpwr.step",+ "lbr": "cd40102bpwr.lbr"+ },+ "distributor_links": {+ "lcsc": "C2871900",+ "digikey": "296-14241-2-ND",+ "mouser": "595-CD40102BPWR"+ },+ "distributor_check": {+ "checked_at": "2026-10-07T07:47:52Z",+ "source": "Component Ocean /api/assign-pns",+ "digikey": {+ "pn": "296-14241-2-ND",+ "status": "found",+ "lifecycle": "Active"+ },+ "mouser": {+ "pn": "595-CD40102BPWR",+ "status": "found"+ }+ },+ "pins": [+ {+ "number": "1",+ "name": "CLOCK",+ "type": "input",+ "description": "Clock input; the counter decrements on each positive clock transition, with a maximum clock pulse rise/fall time of 15 µs at VDD = 10 V."+ },+ {+ "number": "2",+ "name": "CLR",+ "type": "input",+ "description": "Active-low asynchronous clear; when low it clears the counter to its maximum count (99 for CD40102B, 255 for CD40103B) regardless of other inputs."+ },+ {+ "number": "3",+ "name": "CI/CE",+ "type": "input",+ "description": "Active-low carry-in/counter enable input; counting is inhibited when high."+ },+ {+ "number": "4",+ "name": "J0",+ "type": "input",+ "description": "Jam (preset) data input 0, the LSB of the preset word."+ },+ {+ "number": "5",+ "name": "J1",+ "type": "input",+ "description": "Jam (preset) data input 1."+ },+ {+ "number": "6",+ "name": "J2",+ "type": "input",+ "description": "Jam (preset) data input 2."+ },+ {+ "number": "7",+ "name": "J3",+ "type": "input",+ "description": "Jam (preset) data input 3, the MSB of the lower BCD decade on the CD40102B."+ },+ {+ "number": "8",+ "name": "VSS",+ "type": "power_in",+ "description": "Ground (VSS) supply terminal, the reference for all voltages."+ },+ {+ "number": "9",+ "name": "APE",+ "type": "input",+ "description": "Active-low asynchronous preset enable; when low, JAM data is forced into the counter regardless of SPE, CI/CE or CLOCK."+ },+ {+ "number": "10",+ "name": "J4",+ "type": "input",+ "description": "Jam (preset) data input 4, the LSB of the upper BCD decade on the CD40102B."+ },+ {+ "number": "11",+ "name": "J5",+ "type": "input",+ "description": "Jam (preset) data input 5."+ },+ {+ "number": "12",+ "name": "J6",+ "type": "input",+ "description": "Jam (preset) data input 6."+ },+ {+ "number": "13",+ "name": "J7",+ "type": "input",+ "description": "Jam (preset) data input 7, the MSB of the preset word."+ },+ {+ "number": "14",+ "name": "CO/ZD",+ "type": "output",+ "description": "Active-low carry-out/zero-detect output; goes low when the count reaches zero with CI/CE low and stays low for one full clock period."+ },+ {+ "number": "15",+ "name": "SPE",+ "type": "input",+ "description": "Active-low synchronous preset enable; when low, JAM data is clocked into the counter on the next positive clock transition."+ },+ {+ "number": "16",+ "name": "VDD",+ "type": "power_in",+ "description": "Positive supply voltage, recommended 3 V to 18 V, absolute maximum -0.5 V to +20 V."+ }+ ],+ "provenance": {+ "extractor": "extract_pins 0.3",+ "factory_chain": {+ "factory": "2.0.0",+ "extractor": "extract_pins 0.3",+ "primary_model": "claude-sonnet-5-5",+ "primary_mode": "vision",+ "consensus_model": "claude-opus-5-5",+ "consensus": "agreed",+ "guards": "pin_guards 0.1: passed",+ "guard_notes": [+ "extractor flagged: The datasheet's only terminal assignment drawing (page 6) is a generic 16-lead diagram for all packa",+ "vision extraction: provenance cannot be text-verified; needs consensus"+ ],+ "pages_sent": 12,+ "cost_usd": 0.3896,+ "at": "2026-10-07T07:47:35"+ },+ "datasheet": {+ "url": "https://www.ti.com/lit/ds/symlink/cd40102b.pdf",+ "pages": 21,+ "sha256": "1a982876aec1d075",+ "source_tier": "mfr"+ },+ "cad": "KiCad official (CC-BY-SA 4.0)",+ "pins": {+ "total": 16,+ "described": 16,+ "cites_pages": true,+ "refuses_to_fabricate": true+ }+ },+ "viewers": {+ "symbol": "viewers/symbol.html",+ "footprint": "viewers/footprint.html"+ },+ "models_3d": [+ {+ "file": "cd40102bpwr.step",+ "role": "plain",+ "up": "Z",+ "units": "mm",+ "origin": "footprint origin = pad-pattern centre",+ "seat": "z = 0",+ "extents_mm": [+ 6.4,+ 5,+ 1.1+ ],+ "zmin_mm": 0,+ "centre_offset_mm": 0,+ "footprint_binding": "identity",+ "sha256": "6ad5e98224d02a427d9a6b929a28dbc158b9925fba5adec12db05079f1016948",+ "checked": "2026-10-07",+ "checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"+ },+ {+ "file": "cd40102bpwr-etched.step",+ "role": "eda",+ "up": "Z",+ "units": "mm",+ "origin": "footprint origin = pad-pattern centre",+ "seat": "z = 0",+ "extents_mm": [+ 6.4,+ 5,+ 1.1+ ],+ "zmin_mm": 0,+ "centre_offset_mm": 0,+ "footprint_binding": "identity",+ "sha256": "2389ef3bf2cacb02afa1554affa8336cfdf3ded09bb99952461bf849540989bd",+ "checked": "2026-10-07",+ "checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"+ }+ ]+ },+ "visibility": "public",+ "org": "adom",+ "author": {+ "name": "Ray",+ "email": "[email protected]"+ }+}