component

CD4001B Quad NOR Gate

Public Made by Adom

by adom

Quad NOR Gate in the 4000B CMOS family, 3 V to 18 V.

logic-gate4000-seriescmostisoic-14
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity

3D Model

Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

Datasheet

Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

CD4001B

Texas Instruments · Logic Gate · SOIC-14

The CD4001B contains four independent 2-input NOR gates in the 4000B CMOS family; each output is high only when both inputs are low. It runs from 3 V to 18 V.

Pinout

Pin Name Type Function
1 A input Gate 1 input A (J = A NOR B). CMOS input, high impedance, protected by input protection network. VIH min 3.5 V @ VDD=5 V.
2 B input Gate 1 input B (J = A NOR B). CMOS input, high impedance, protected by input protection network.
3 J output Gate 1 output: J = A NOR B. Buffered CMOS output; IOH ≈ −1 mA / IOL ≈ 1 mA min @ VDD=10 V.
4 K output Gate 2 output: K = C NOR D. Buffered CMOS output.
5 C input Gate 2 input C (K = C NOR D). CMOS input, high impedance.
6 D input Gate 2 input D (K = C NOR D). CMOS input, high impedance.
7 VSS power_in Negative supply / ground reference. Typically 0 V. All input/output voltages referenced to VSS.
8 E input Gate 3 input E (L = E NOR F). CMOS input, high impedance.
9 F input Gate 3 input F (L = E NOR F). CMOS input, high impedance.
10 L output Gate 3 output: L = E NOR F. Buffered CMOS output.
11 M output Gate 4 output: M = G NOR H. Buffered CMOS output.
12 G input Gate 4 input G (M = G NOR H). CMOS input, high impedance.
13 H input Gate 4 input H (M = G NOR H). CMOS input, high impedance.
14 VDD power_in Positive supply voltage. Recommended 3 V to 18 V (absolute max −0.5 V to +20 V referenced to VSS). Bypass with 0.1 µF ceramic to VSS.

Key specifications

Parameter Value
Type Quad NOR Gate
Logic family 4000B (CMOS)
Supply voltage 3 V to 18 V
Propagation delay 45 ns typ at 10 V
Operating temperature -55 C to 125 C

Ordering variants

Same part, different packaging or reel option.

  • CD4001BE
  • CD4001BE.A
  • CD4001BEE4
  • CD4001BF
  • CD4001BF.A
  • CD4001BF3A
  • CD4001BF3A.A
  • CD4001BM
  • CD4001BM.A
  • CD4001BM96
  • CD4001BM96.A
  • CD4001BM96E4
  • CD4001BM96G4
  • CD4001BMT
  • CD4001BNSR
  • CD4001BNSRG4
  • CD4001BPW
  • CD4001BPWR
  • CD4001BPWR.A
  • CD4001BPWRG4

CAD (KiCad official)

  • Symbol: cd4001.kicad_sym
  • Footprint: cd4001.kicad_mod
  • 3D model: SOIC-14 body from KiCad Package_SO/SOIC-14_3.9x8.7mm_P1.27mm.
  • 3D model files: cd4001-etched.step / cd4001-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); cd4001.step / cd4001.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (23 pp, sha256 d33d12a8e68dd293, retrieved 2026-08-17, tier: manufacturer)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF