component

CCBTLV3861IPWRG4Q1

Public Made by Adom

by adom

Texas Instruments Signal Switches, Multiplexers, Decoders, TSSOP-24. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentlogicccbtlv3861ipwrg4q1factory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
ccbtlv3861ipwrg4q1 / README.md
History Download
Ray Publish 0.1.0 b051d1f 11d ago

CCBTLV3861IPWRG4Q1

Texas Instruments · Signal Switches, Multiplexers, Decoders · TSSOP-24

CCBTLV3861IPWRG4Q1 from Texas Instruments, in a TSSOP-24. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 NC unconnected No internal connection; leave this pin unconnected.
2 A1 bidirectional Port A bit 1 of the 10-bit FET bus switch, connected to B1 when OE is low and disconnected (high impedance) when OE is high.
3 A2 bidirectional Port A bit 2 of the 10-bit FET bus switch, connected to B2 when OE is low and disconnected (high impedance) when OE is high.
4 A3 bidirectional Port A bit 3 of the 10-bit FET bus switch, connected to B3 when OE is low and disconnected (high impedance) when OE is high.
5 A4 bidirectional Port A bit 4 of the 10-bit FET bus switch, connected to B4 when OE is low and disconnected (high impedance) when OE is high.
6 A5 bidirectional Port A bit 5 of the 10-bit FET bus switch, connected to B5 when OE is low and disconnected (high impedance) when OE is high.
7 A6 bidirectional Port A bit 6 of the 10-bit FET bus switch, connected to B6 when OE is low and disconnected (high impedance) when OE is high.
8 A7 bidirectional Port A bit 7 of the 10-bit FET bus switch, connected to B7 when OE is low and disconnected (high impedance) when OE is high.
9 A8 bidirectional Port A bit 8 of the 10-bit FET bus switch, connected to B8 when OE is low and disconnected (high impedance) when OE is high.
10 A9 bidirectional Port A bit 9 of the 10-bit FET bus switch, connected to B9 when OE is low and disconnected (high impedance) when OE is high.
11 A10 bidirectional Port A bit 10 of the 10-bit FET bus switch, connected to B10 when OE is low and disconnected (high impedance) when OE is high.
12 GND power_in Device ground reference pin.
13 B10 bidirectional Port B bit 10 of the 10-bit FET bus switch, connected to A10 when OE is low and disconnected (high impedance) when OE is high.
14 B9 bidirectional Port B bit 9 of the 10-bit FET bus switch, connected to A9 when OE is low and disconnected (high impedance) when OE is high.
15 B8 bidirectional Port B bit 8 of the 10-bit FET bus switch, connected to A8 when OE is low and disconnected (high impedance) when OE is high.
16 B7 bidirectional Port B bit 7 of the 10-bit FET bus switch, connected to A7 when OE is low and disconnected (high impedance) when OE is high.
17 B6 bidirectional Port B bit 6 of the 10-bit FET bus switch, connected to A6 when OE is low and disconnected (high impedance) when OE is high.
18 B5 bidirectional Port B bit 5 of the 10-bit FET bus switch, connected to A5 when OE is low and disconnected (high impedance) when OE is high.
19 B4 bidirectional Port B bit 4 of the 10-bit FET bus switch, connected to A4 when OE is low and disconnected (high impedance) when OE is high.
20 B3 bidirectional Port B bit 3 of the 10-bit FET bus switch, connected to A3 when OE is low and disconnected (high impedance) when OE is high.
21 B2 bidirectional Port B bit 2 of the 10-bit FET bus switch, connected to A2 when OE is low and disconnected (high impedance) when OE is high.
22 B1 bidirectional Port B bit 1 of the 10-bit FET bus switch, connected to A1 when OE is low and disconnected (high impedance) when OE is high.
23 OE input Active-low output enable: low connects A and B ports, high opens the switch; tie to VCC through a pullup resistor to keep the high-impedance state during power up or power down.
24 VCC power_in Supply voltage input, 2.3 V to 3.6 V recommended operating range.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package TSSOP-24
Category Logic
Pins 24

CAD (KiCad official)

  • Symbol: CCBTLV3861IPWRG4Q1
  • Footprint: Package_SO:TSSOP-24_4.4x7.8mm_P0.65mm
  • 3D model: TSSOP-24 (KiCad packages3D, STEP)
  • 3D model files: ccbtlv3861ipwrg4q1-etched.step / ccbtlv3861ipwrg4q1-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); ccbtlv3861ipwrg4q1.step / ccbtlv3861ipwrg4q1.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (12 pp, sha256 273da8a900f90c77, retrieved 2026-10-11, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF